ICS1893CY-10LF IDT, Integrated Device Technology Inc, ICS1893CY-10LF Datasheet - Page 15

PHYCEIVER LOW PWR 3.3V 64-TQFP

ICS1893CY-10LF

Manufacturer Part Number
ICS1893CY-10LF
Description
PHYCEIVER LOW PWR 3.3V 64-TQFP
Manufacturer
IDT, Integrated Device Technology Inc
Series
PHYceiver™r
Type
PHY Transceiverr
Datasheet

Specifications of ICS1893CY-10LF

Protocol
MII
Voltage - Supply
3.14 V ~ 3.47 V
Mounting Type
Surface Mount
Package / Case
64-TQFP, 64-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Drivers/receivers
-
Lead Free Status / RoHS Status
Compliant, Lead free / RoHS Compliant
Other names
1893CY-10LF
800-1025

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ICS1893CY-10LF
Manufacturer:
IDT
Quantity:
469
Part Number:
ICS1893CY-10LF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
ICS1893CY-10LFT
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
3.1 100Base-TX Operation
3.2 10Base-T Operation
ICS1893CY-10 Rev 1/07
During 100Base-TX data transmission, the ICS1893CY-10 accepts packets from a MAC/repeater and
inserts Start-of-Stream Delimiters (SSDs) and End-of-Stream Delimiters (ESDs) into the data stream. The
ICS1893CY-10 encapsulates each MAC/repeater frame, including the preamble, with an SSD and an ESD.
As per the ISO/IEC Standard, the ICS1893CY-10 replaces the first octet of each MAC preamble with an
SSD and appends an ESD to the end of each MAC/repeater frame.
When receiving data from the medium, the ICS1893CY-10 removes each SSD and replaces it with the
pre-defined preamble pattern before presenting the nibbles to its MAC/Repeater Interface. When the
ICS1893CY-10 encounters an ESD in the received data stream, signifying the end of the frame, it ends the
presentation of nibbles to its MAC/Repeater Interface. Therefore, the local MAC/repeater receives an
unaltered copy of the transmitted frame sent by the remote MAC/repeater.
During periods when MAC frames are being neither transmitted nor received, the ICS1893CY-10 signals
and detects the IDLE condition on the Link Segment. In the 100Base-TX mode, the ICS1893CY-10 transmit
channel sends a continuous stream of scrambled ones to signify the IDLE condition. Similarly, the
ICS1893CY-10 receive channel continually monitors its data stream and looks for a pattern of scrambled
ones. The results of this signaling and monitoring provide the ICS1893CY-10 with the means to establish
the integrity of the Link Segment between itself and its remote link partner and inform its Station
Management Entity (STA) of the link status.
For 100M data transmission, the ICS1893CY-10 MAC/Repeater Interface can be configured to provide
either a 100M Media Independent Interface (MII) or a 100M Symbol Interface. With the Symbol Interface
configuration, the data stream bypasses the ICS1893CY-10 Physical Coding sublayer (PCS). In addition:
1. The ICS1893CY-10 shifts the responsibility of performing the 4B/5B translation to the MAC/repeater.
2. The latency through the ICS1893CY-10 is reduced. (The ICS1893CY-10 provides this 100M Symbol
During 10Base-T data transmission, the ICS1893CY-10 inserts only the IDL delimiter into the data stream.
The ICS1893CY-10 appends the IDL delimiter to the end of each MAC frame. However, since the 10Base-T
preamble already has a Start-of-Frame delimiter (SFD), it is not required that the ICS1893CY-10 insert an
SSD-like delimiter.
When receiving data from the medium (such as a twisted-pair cable), the ICS1893CY-10 uses the
preamble to synchronize its receive clock. When the ICS1893CY-10 receive clock establishes lock, it
presents the preamble nibbles to its MAC/Repeater Interface. The 10M MAC/Repeater Interface can be
configured as either a 10M MII, a 10M Serial Interface, or a Link Pulse Interface.
In 10M operations, during periods when MAC frames are being neither transmitted nor received, the
ICS1893CY-10 signals and detects Normal Link Pulses. This action allows the integrity of the Link Segment
with the remote link partner to be established and then reported to the ICS1893CY-10’s STA.
ICS1893CY-10 - Release
As a result, the requirement is for a 5-bit data path between the MAC/repeater and the ICS1893CY-10.
Interface primarily for repeater applications for which latency is a critical performance parameter.)
Copyright © 2007, Integrated Device Technology, Inc.
All rights reserved.
15
Chapter 3 Overview of the ICS1893CY-10

Related parts for ICS1893CY-10LF