CY7C0430BV-133BGC Cypress Semiconductor Corp, CY7C0430BV-133BGC Datasheet - Page 14
![no-image](/images/manufacturer_photos/0/1/179/cypress_semiconductor_corp_sml.jpg)
CY7C0430BV-133BGC
Manufacturer Part Number
CY7C0430BV-133BGC
Description
Manufacturer
Cypress Semiconductor Corp
Datasheet
1.CY7C0430BV-133BGC.pdf
(37 pages)
Specifications of CY7C0430BV-133BGC
Density
1.125Mb
Access Time (max)
4.7ns
Sync/async
Synchronous
Architecture
SDR
Clock Freq (max)
133MHz
Operating Supply Voltage (typ)
3.3V
Address Bus
16b
Package Type
BGA
Operating Temp Range
0C to 70C
Number Of Ports
4
Supply Current
750mA
Operating Supply Voltage (min)
3.15V
Operating Supply Voltage (max)
3.45V
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
272
Word Size
18b
Number Of Words
64K
Lead Free Status / Rohs Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CY7C0430BV-133BGC
Manufacturer:
CY
Quantity:
677
Document #: 38-06027 Rev. *A
Switching Waveforms
Bank Select Read
Notes:
ADDRESS
22. In this depth expansion example, B1 represents Bank #1 and B2 is Bank #2; Each bank consists of one QuadPort DSE device from this data sheet.
23. LB = UB = OE = CNTLD = V
24. Output state (HIGH, LOW, or high-impedance) is determined by the previous cycle control signals.
25. LB = UB = CNTLD = V
26. Addresses do not have to be accessed sequentially since CNTLD = V
27. During “No Operation,” data in memory at the selected address may be corrupted and should be rewritten to ensure data integrity.
ADDRESS
Read-to-Write-to-Read (OE = V
DATA
DATA
ADDRESS
DATA
ADDRESS
DATA
OUT(B2)
OUT(B1)
CE
CE
CLK
R/W
OUT
CE
CLK
(B1)
(B1)
(B2)
IN
(B2)
(B1)
t
t
t
SW
SC
SA
= ADDRESS
t
t
t
t
SA
SC
SA
SC
[22, 23]
IL
A
; MRST = CNTRST = MKLD = V
n
A
A
0
0
t
(B2)
CH2
IL
t
CH2
; MRST = CNTRST= MKLD = V
.
t
(continued)
CYC2
t
t
t
HW
HC
HA
t
t
t
t
t
CYC2
HC
HC
HA
HA
IL
t
)
CL2
[24, 25, 26, 27]
t
CL2
A
Read
n+1
A
A
t
CD2
1
1
t
CD2
IH
t
.
SW
t
Q
IH
SC
n
.
Q
t
A
IL
0
SC
n+2
constantly loads the address on the rising edge of the CLK; numbers are for reference only.
t
A
CKHZ
A
2
2
No Operation
t
t
DC
HC
t
HW
t
HC
t
CD2
t
SD
A
D
n+2
n+2
Q
t
A
A
HD
1
3
t
3
DC
t
t
CKLZ
CKHZ
t
Write
CD2
A
n+3
Q
A
A
4
2
4
t
t
t
CKHZ
CD2
CKLZ
CY7C04312BV
CY7C04314BV
Read
CY7C0430BV
t
CKLZ
Q
3
A
n+4
Page 14 of 37
A
t
A
CD2
5
t
5
CKLZ
t
t
CKHZ
CD2
Q
n+3
Q
4
[+] Feedback