CY7C0430BV-133BGC Cypress Semiconductor Corp, CY7C0430BV-133BGC Datasheet - Page 5

• Manufacturer Part Number: CY7C0430BV-133BGC
• Manufacturer: Cypress Semiconductor Corp

Specifications of CY7C0430BV-133BGC

• Density: 1.125Mb
• Access Time (max): 4.7ns
• Sync/async: Synchronous
• Architecture: SDR
• Clock Freq (max): 133MHz
• Operating Supply Voltage (typ): 3.3V
• Address Bus: 16b
• Package Type: BGA
• Operating Temp Range: 0C to 70C
• Number Of Ports: 4
• Supply Current: 750mA
• Operating Supply Voltage (min): 3.15V
• Operating Supply Voltage (max): 3.45V
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 272
• Word Size: 18b
• Number Of Words: 64K
• Lead Free Status / Rohs Status: Not Compliant

Document #: 38-06027 Rev. *A
Pin Configuration
Notes:
5.
6.
7.
8.
9.
W
G
M
A
B
C
D
E
F
H
K
L
N
P
R
T
U
V
Y
J
Central Leads are for thermal dissipation only. They are connected to device V
Pin is V
Pin is NC for CY7C04312BV and CY7C04314BV devices.
Pin is V
Pin is V
VDD1
VDD1
VSS1
VSS1
VSS1
VDD1
VSS1
VDD1
P1
P2
A14
A10
A10
A14
LB
P1
P1
A7
P1
A3
P1
A0
P1
A0
P2
A3
P2
A7
P2
P2
LB
P2
1
[9]
[9]
SS
SS
SS
for CY7C04312BV and CY7C04314BV devices.
for CY7C04312BV and CY7C04314BV devices.
for CY7C04314BV devices.
I/O17
P1
P2
A15
A12
A11
A11
A12
A15
I/O8
INT
INT
P2
UB
P1
P1
P1
A8
P1
A5
P1
A4
P1
A1
P1
P1
P2
A1
P2
A4
P2
A5
P2
A8
P2
P2
P2
P2
P1
2
UB
[8]
[8]
CNTRST
CNTRST
MKRD
MKRD
MKLD
MKLD
I/O15
I/O16
P1
P2
CE1
CE1
I/O7
I/O6
A13
A13
3
P2
P2
P1
P1
P1
A9
P1
A6
P1
P1
A2
P1
A2
P2
P2
A6
P2
A9
P2
P2
P2
P2
P1
P1
[6]
[6]
CNTINT
CNTINC
CNTINC
CNTINT
CNTRD
CNTRD
CNTLD
CNTLD
I/O13
I/O14
P1
P1
P1
P1
VDD
P2
P2
P2
P2
CE0
CLK
CLK
I/O5
I/O4
VSS
CE0
P2
P2
P1
OE
P1
P1
P2
OE
P2
P2
P1
P1
4
[6]
[7]
[6]
[6]
[6]
[6]
[7]
[6]
VDD2
VDD2
I/O12
I/O11
R/W
I/O3
I/O2
R/W
P2
P2
P1
P2
P1
P1
5
VSS2
I/O10
I/O15
VSS2
I/O9
I/O6
I/O1
I/O0
P2
P2
P1
P2
P1
P1
6
I/O16
I/O17
VSS2
VSS2
VSS2
VSS2
1/O7
I/O8
P1
P1
P2
P2
7
VDD2
VDD2
272-ball Grid Array (BGA)
I/O14
I/O13
VSS2
VSS2
I/O4
I/O5
P1
P1
P2
P2
8
GND
GND
GND
GND
I/O12
I/O11
I/O9
VDD
VDD
I/O0
I/O2
I/O3
P1
P1
P1
P2
P2
P2
9
[5]
[5]
[5]
[5]
Top View
GND
GND
GND
GND
MRST
I/O10
10
TMS
VSS
VSS
TCK
I/O1
P1
NC
P2
[5]
[5]
[5]
[5]
SS
CLKBIST
.
GND
GND
GND
GND
I/O10
TDO
11
VSS
VSS
I/O1
TDI
NC
P4
P3
[5]
[5]
[5]
[5]
GND
GND
GND
GND
I/O12
I/O11
VDD
VDD
12
I/O9
I/O0
I/O2
I/O3
P4
P4
P4
P3
P3
P3
[5]
[5]
[5]
[5]
I/O14
I/O13
VSS2
VDD2
VDD2
VSS2
13
I/O4
I/O5
P4
P4
P3
P3
VSS2
VSS2
VSS2
VSS2
I/O16
I/O17
14
I/O8
I/O7
P4
P4
P3
P3
I/O10
VSS2
VSS2
I/O15
15
I/O9
I/O6
I/O1
I/O0
P3
P3
P4
P3
P4
P4
VDD2
VDD2
I/O11
I/O12
16
R/W
R/W
I/O3
I/O2
P3
P3
P4
P3
P4
P4
CY7C04312BV
CY7C04314BV
CNTINC
CNTINC
CNTINT
CNTINT
CNTRD
CNTLD
CNTLD
CNTRD
CY7C0430BV
I/O13
I/O14
P4
17
CE0
P4
P4
P4
VDD
VSS
P3
P3
P3
P3
CE0
I/O5
I/O4
CLK
CLK
OE
P3
P3
P4
OE
P4
P4
P3
P3
P3
P4
P4
[7]
[6]
[6]
[6]
[6]
[7]
[6]
[6]
CNTRST
CNTRST
MKRD
MKLD
MKLD
MKRD
I/O15
I/O16
18
P4
P4
P3
P3
P3
CE1
A13
A13
CE1
I/O7
I/O6
P3
P3
P4
P4
P4
A9
P4
A6
P4
A2
P4
A2
P3
A6
P3
A9
P3
P3
P3
P4
P4
[6]
[6]
[6]
[6]
[6]
Page 5 of 37
I/O17
P4
P3
19
I/O8
A15
A12
A11
INT
INT
A11
A12
A15
UB
UB
P3
P4
P4
P4
A8
P4
A5
P4
A4
P4
A1
P4
P4
P3
A1
P3
A4
P3
A5
P3
A8
P3
P3
P3
P3
P4
[8]
[8]
VDD1
VDD1
VDD1
VDD1
VSS1
VSS1
VSS1
VSS1
20
P4
P3
A14
A10
A10
A14
P4
P4
P4
A3
P4
P4
P3
A3
P3
P3
P3
LB
P3
LB
A7
A0
A0
A7
[9]
[9]
[+] Feedback