AT89C51CC01 Atmel Corporation, AT89C51CC01 Datasheet - Page 38

no-image

AT89C51CC01

Manufacturer Part Number
AT89C51CC01
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of AT89C51CC01

Flash (kbytes)
32 Kbytes
Max. Operating Frequency
40 MHz
Cpu
8051-12C
Max I/o Pins
34
Uart
1
Can
1
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
62.5
Sram (kbytes)
1.25
Eeprom (bytes)
2048
Self Program Memory
API
Operating Voltage (vcc)
3.0 to 5.5
Timers
4
Isp
UART/CAN
Watchdog
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT89C51CC01CA-IM
Manufacturer:
ATMEL
Quantity:
831
Part Number:
AT89C51CC01CA-RLTUM
Manufacturer:
ATMEL
Quantity:
4 000
Part Number:
AT89C51CC01CA-RLTUM
Manufacturer:
Atmel
Quantity:
3 136
Part Number:
AT89C51CC01CA-RLTUM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51CC01CA-SLIM
Manufacturer:
ATMEL
Quantity:
11
Part Number:
AT89C51CC01CA-SLSUM
Manufacturer:
ATMEL
Quantity:
2 916
Part Number:
AT89C51CC01CA-SLSUM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51CC01UA-RLRUM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51CC01UA-RLTUM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51CC01UA-RLTUM
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT89C51CC01UA-SLSUM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51CC01UA-UM
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Status of the Flash Memory
Selecting FM1
Loading the Column Latches
38
A/T89C51CC01
Table 26. Programming Spaces
Notes:
The bit FBUSY in FCON register is used to indicate the status of programming.
FBUSY is set when programming is in progress.
The bit ENBOOT in AUXR1 register is used to map FM1 from F800h to FFFFh.
Any number of data from 1 Byte to 128 Bytes can be loaded in the column latches. This
provides the capability to program the whole memory by byte, by page or by any number
of Bytes in a page.
When programming is launched, an automatic erase of the locations loaded in the col-
umn latches is first performed, then programming is effectively done. Thus no page or
block erase is needed and only the loaded data are programmed in the corresponding
page.
The following procedure is used to load the column latches and is summarized in
Figure 21:
Extra Row
Hardware
Reserved
Security
User
Byte
Save then disable interrupt and map the column latch space by setting FPS bit.
Load the DPTR with the address to load.
Load Accumulator register with the data to load.
Execute the MOVX @DPTR, A instruction.
If needed loop the three last instructions until the page is completely loaded.
Unmap the column latch and Restore Interrupt
1. The sequence 5xh and Axh must be executing without instructions between them
2. Interrupts that may occur during programming time must be disabled to avoid any
otherwise the programming is aborted.
spurious exit of the programming mode.
FPL3:0
A
A
A
A
5
5
5
5
FPS
Write to FCON
X
X
X
X
X
X
X
X
FMOD1
0
0
0
0
1
1
1
1
FMOD0
0
0
1
1
0
0
1
1
Operation
No action
Write the column latches in user
space
No action
Write the column latches in extra row
space
No action
Write the fuse bits space
No action
No action
4129N–CAN–03/08

Related parts for AT89C51CC01