AT89C51CC01 Atmel Corporation, AT89C51CC01 Datasheet - Page 86

no-image

AT89C51CC01

Manufacturer Part Number
AT89C51CC01
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of AT89C51CC01

Flash (kbytes)
32 Kbytes
Max. Operating Frequency
40 MHz
Cpu
8051-12C
Max I/o Pins
34
Uart
1
Can
1
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
62.5
Sram (kbytes)
1.25
Eeprom (bytes)
2048
Self Program Memory
API
Operating Voltage (vcc)
3.0 to 5.5
Timers
4
Isp
UART/CAN
Watchdog
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT89C51CC01CA-IM
Manufacturer:
ATMEL
Quantity:
831
Part Number:
AT89C51CC01CA-RLTUM
Manufacturer:
ATMEL
Quantity:
4 000
Part Number:
AT89C51CC01CA-RLTUM
Manufacturer:
Atmel
Quantity:
3 136
Part Number:
AT89C51CC01CA-RLTUM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51CC01CA-SLIM
Manufacturer:
ATMEL
Quantity:
11
Part Number:
AT89C51CC01CA-SLSUM
Manufacturer:
ATMEL
Quantity:
2 916
Part Number:
AT89C51CC01CA-SLSUM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51CC01UA-RLRUM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51CC01UA-RLTUM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51CC01UA-RLTUM
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT89C51CC01UA-SLSUM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51CC01UA-UM
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Bit Timing and Baud Rate
Figure 47. Sample And Transmission Point
86
A/T89C51CC01
CLOCK
FCAN
Prescaler BRP
FSM’s (Finite State Machine) of the CAN channel need to be synchronous to the time
quantum. So, the input clock for bit timing is the clock used into CAN channel FSM’s.
Field and segment abbreviations:
The total number of TQ in a bit time has to be programmed at least from 8 to 25.
The baud rate selection is made by Tbit calculation:
Tbit = Tsyns + Tprs + Tphs1 + Tphs2
1. Tsyns = Tscl = (BRP[5..0]+ 1)/Fcan = 1TQ.
2. Tprs = (1 to 8) * Tscl = (PRS[2..0]+ 1) * Tscl
3. Tphs1 = (1 to 8) * Tscl = (PHS1[2..0]+ 1) * Tscl
4. Tphs2 = (1 to 8) * Tscl = (PHS2[2..0]+ 1) * Tscl
5. Tsjw = (1 to 4) * Tscl = (SJW[1..0]+ 1) * Tscl
The total number of Tscl (Time Quanta) in a bit time must be comprised between 8 to
25.
BRP: Baud Rate Prescaler.
TQ: Time Quantum (output of Baud Rate Prescaler).
SYNS: SYNchronization Segment is 1 TQ long.
PRS: PRopagation time Segment is programmable to be 1, 2, ..., 8 TQ long.
PHS1: PHase Segment 1 is programmable to be 1, 2, ..., 8 TQ long.
PHS2: PHase Segment 2 is programmable to be superior or equal to the
INFORMATION PROCESSING TIME and inferior or equal to TPHS1.
INFORMATION PROCESSING TIME is 2 TQ.
SJW: (Re) Synchronization Jump Width is programmable to be minimum of PHS1
and 4.
Tphs2 = Max of (Tphs1 and 2TQ)
System clock Tscl
Time Quantum
PRS 3-bit length
PHS1 3-bit length
PHS2 3-bit length
SJW 2-bit length
Bit Timing
Sample point
Transmission point
4129N–CAN–03/08

Related parts for AT89C51CC01