SAM3S8C Atmel Corporation, SAM3S8C Datasheet - Page 567

• Manufacturer Part Number: SAM3S8C
• Manufacturer: Atmel Corporation

28.7.5
28.7.5.1
28.7.5.2
28.7.6
11090A–ATARM–10-Feb-12
11090A–ATARM–10-Feb-12
Frame Sync
Receive Compare Modes
Frame Sync Data
Frame Sync Edge Detection
The Transmitter and Receiver Frame Sync pins, TF and RF, can be programmed to generate
different kinds of frame synchronization signals. The Frame Sync Output Selection (FSOS) field
in the Receive Frame Mode Register (SSC_RFMR) and in the Transmit Frame Mode Register
(SSC_TFMR) are used to select the required waveform.
If a pulse waveform is selected, the Frame Sync Length (FSLEN) field in SSC_RFMR and
SSC_TFMR programs the length of the pulse, from 1 bit time up to 256 bit time.
The periodicity of the Receive and Transmit Frame Sync pulse output can be programmed
through the Period Divider Selection (PERIOD) field in SSC_RCMR and SSC_TCMR.
Frame Sync Data transmits or receives a specific tag during the Frame Sync signal.
During the Frame Sync signal, the Receiver can sample the RD line and store the data in the
Receive Sync Holding Register and the transmitter can transfer Transmit Sync Holding Register
in the Shifter Register. The data length to be sampled/shifted out during the Frame Sync signal
is programmed by the FSLEN field in SSC_RFMR/SSC_TFMR and has a maximum value of 16.
Concerning the Receive Frame Sync Data operation, if the Frame Sync Length is equal to or
lower than the delay between the start event and the actual data reception, the data sampling
operation is performed in the Receive Sync Holding Register through the Receive Shift Register.
The Transmit Frame Sync Operation is performed by the transmitter only if the bit Frame Sync
Data Enable (FSDEN) in SSC_TFMR is set. If the Frame Sync length is equal to or lower than
the delay between the start event and the actual data transmission, the normal transmission has
priority and the data contained in the Transmit Sync Holding Register is transferred in the Trans-
mit Register, then shifted out.
T h e F r a m e S y n c E d g e d e t e c t i o n i s p r o g r a m m e d b y t h e F S E D G E f i e l d i n
SSC_RFMR/SSC_TFMR. This sets the corresponding flags RXSYN/TXSYN in the SSC Status
Register (SSC_SR) on frame synchro edge detection (signals RF/TF).
Figure 28-12. Receive Compare Modes
• Programmable low or high levels during data transfer are supported.
• Programmable high levels before the start of data transfers or toggling are also supported.
(Input)
RD
RK
CMP0
(4 in This Example)
CMP1
Up to 16 Bits
FSLEN
CMP2
CMP3
Start
Ignored
STDLY
B0
SAM3S8/SD8
SAM3S8/SD8
DATLEN
B1
B2
567
567