SAM3S8C Atmel Corporation, SAM3S8C Datasheet - Page 948

• Manufacturer Part Number: SAM3S8C
• Manufacturer: Atmel Corporation

35.7.39
Name:
Address:
Access:
This register can only be written if the bits WPSWS3 and WPHWS3 are cleared in
page
Only the first 16 bits (channel counter size) are significant.
• CPRD: Channel Period
If the waveform is left-aligned, then the output waveform period depends on the channel counter source clock and can be
calculated:
If the waveform is center-aligned, then the output waveform period depends on the channel counter source clock and can
be calculated:
948
948
939.
– By using the PWM master clock (MCK) divided by an X given prescaler value (with X being 1, 2, 4, 8, 16, 32,
– By using the PWM master clock (MCK) divided by one of both DIVA or DIVB divider, the formula becomes,
– By using the PWM master clock (MCK) divided by an X given prescaler value (with X being 1, 2, 4, 8, 16, 32,
– By using the PWM master clock (MCK) divided by one of both DIVA or DIVB divider, the formula becomes,
31
23
15
–
7
64, 128, 256, 512, or 1024). The resulting period formula will be:
respectively:
64, 128, 256, 512, or 1024). The resulting period formula will be:
(
------------------------------------------ -
respectively:
(
----------------------------------------------------- -
(
------------------------------- -
(
------------------------------------------ -
2
2
X
CRPD
SAM3S8/SD8
SAM3S8/SD8
×
×
×
PWM Channel Period Register
MCK
X
CPRD
CPRD
MCK
MCK
×
PWM_CPRDx [x=0..3]
0x4002020C [0], 0x4002022C [1], 0x4002024C [2], 0x4002026C [3]
Read-write
MCK
×
CPRD
DIVA
)
×
DIVA
)
30
22
14
)
–
6
or
)
or
(
------------------------------------------ -
CRPD
(
----------------------------------------------------- -
2
×
MCK
CPRD
×
DIVB
MCK
29
21
13
–
5
×
)
DIVB
)
28
20
12
–
4
CPRD
CPRD
CPRD
27
19
11
–
3
“PWM Write Protect Status Register” on
26
18
10
–
2
25
17
–
9
1
11090A–ATARM–10-Feb-12
11090A–ATARM–10-Feb-12
24
16
–
8
0