ADAU1445 Analog Devices, ADAU1445 Datasheet - Page 35

no-image

ADAU1445

Manufacturer Part Number
ADAU1445
Description
Manufacturer
Analog Devices
Datasheet

Specifications of ADAU1445

Instructions/cycles
3584
Digital I/o Channels
24/24
Analog I/o Channels
0/0
Product Description
Digital audio processor with flexible audio routing matrix, 8 × 2-channel ASRC

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADAU1445-3A
Manufacturer:
ADI
Quantity:
153
Part Number:
ADAU1445-3AYSVZ
Manufacturer:
ADI
Quantity:
364
Part Number:
ADAU1445-3AYSVZ
Manufacturer:
ADI
Quantity:
16 244
Part Number:
ADAU1445XSVZ
Manufacturer:
ADI
Quantity:
153
Part Number:
ADAU1445XSVZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADAU1445YSVZ-3A
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADAU1445YSVZ-3A
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADAU1445YSVZ-3A-RL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADAU1445YSVZ-3Z
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Serial Clock Modes and Settings
Dejitter Window Register (Address 0xE221)
Table 21. Bit Descriptions of Register 0xE221
Bit
Position
[15:6]
[5:0]
Register 0xE221 is a single 6-bit register that sets the size of the
dejitter window. The dejitter circuit prevents samples from being
repeated or omitted altogether due to jitter in the frame clock
pulses coming from the serial ports in slave mode.
The dejitter window is set by default to 8 MCLK samples, which
should be suitable for most applications. However, Register 0xE221
allows this value to be tweaked in case of problems, or it allows
the dejitter circuit to be bypassed altogether by setting Bits[5:0]
to 000000.
Description
Reserved
Dejitter window
000000 = dejitter circuit bypass
000001 = minimum window
111111 = maximum window
TO SERIAL INPUT PORTS
2
2
2
2
2
2
4:2
2
4:2
Default
001000
Figure 28. Clock Pad Multiplexer
2
Rev. C | Page 35 of 92
CLOCK DOMAINS
INPUT/OUTPUT
4:2
ASSIGNABLE
2
3 TO 8
(×6)
4:2
Clock Pad Multiplexer Register (Address 0xE240)
Table 22. Bit Descriptions of Register 0xE240
Bit Position
[15:6]
5
4
3
2
1
0
1
There are six clock domains (Clock Domains[8:3]) that can be
either input or output clock domains. This is determined by a
single bit for each clock domain (see Table 22), where a setting
of 0 corresponds with an input clock domain and a setting of 1
corresponds with an output clock domain.
In Figure 28, the clock pad multiplexer is represented by six 4:2
multiplexers.
2
0 = input clock domain, 1 = output clock domain.
4:2
2
ADAU1442/ADAU1445/ADAU1446
4:2
2
TO SERIAL OUTPUT PORTS
Clock Domain
Reserved
Clock Domain 8
Clock Domain 7
Clock Domain 6
Clock Domain 5
Clock Domain 4
Clock Domain 3
2
MULTIPLEXERS
CLOCK PAD
2
2
2
2
1
2
Default
0
0
0
0
0
0

Related parts for ADAU1445