ADAU1445 Analog Devices, ADAU1445 Datasheet - Page 59

• Manufacturer Part Number: ADAU1445
• Manufacturer: Analog Devices

Specifications of ADAU1445

• Instructions/cycles: 3584
• Digital I/o Channels: 24/24
• Analog I/o Channels: 0/0
• Product Description: Digital audio processor with flexible audio routing matrix, 8 × 2-channel ASRC

Every sample rate converter pair for Stereo ASRC[7:4]) can be
muted. This function is controlled by a single 12-bit register.
The mute bits (Bits[3:0]) are active high; therefore, a value of 1
mutes the corresponding ASRC, and a value of 0 unmutes the
corresponding ASRC. The muting is done with a volume ramp
and is click and pop free. If desired, the mute ramp can be
disabled (see the Stereo ASRC[7:4] Mute Ramp Disable Register
(Address 0xE143) section).
When the device is powered up and brought out of reset, the
ASRC lock bits default to a value of 0. When the master clocks
to the ASRC are enabled (see the Master Clock Enable Switch
Register (Address 0xE280) section), the corresponding ASRC
lock bits are set to 1, and the outputs are automatically muted.
When an ASRC's output rate is set (see the ASRC Output Rate
Select Pairs[7:0] Registers (Address 0xE088 to Address 0xE08F)
section) and it locks to a valid output clock, the corresponding
lock bit changes from 1 to 0. This signifies that the ASRC has
found the target clock rate and locked to it. From that moment
onward, the lock bit remains at 0 until the device is reset. Changing
the target rate setting or removing the output clock from the
ASRC will not cause its lock bit to change from 0 back to 1.
In the case of the ADAU1446, setting these registers does not
affect system operation in any way.
Rev. C | Page 59 of 92
Stereo ASRC[7:4] Mute Ramp Disable Register
(Address 0xE143)
Table 40. Bit Descriptions of Register 0xE143
Bit
Position
[15:1]
0
This single-bit register controls the mute behavior of Stereo
ASRC[7:4] (Channels[15:8]). When Bit 0 is set to the default (0),
Stereo ASRC[7:4] (Channels[15:8]) mute with a volume ramp.
When Bit 0 is set to 1, Stereo ASRC[7:4] mute abruptly. In
addition, setting this bit to 1 ignores the ASRC mute bits
(Bits[3:0]) in Register 0xE141 (see the Stereo ASRC[7:4] Lock
Status and Mute Register (Address 0xE141) section); therefore, a
mute only occurs on a loss of lock.
In the case of the ADAU1446, setting this register does not
affect system operation in any way.
Description
Reserved
Stereo ASRC[7:4] (Channels[15:8]) mute
ramp disable
0 = enable ramp
1 = disable ramp
ADAU1442/ADAU1445/ADAU1446
Default
0