LPC1850FET256 NXP Semiconductors, LPC1850FET256 Datasheet - Page 92

The LPC1850FET256 is a high-performance, cost-effective Cortex-M3 microcontroller featuring 200 kB of SRAM, and advanced peripherals including Ethernet, High Speed USB 2

LPC1850FET256

Manufacturer Part Number
LPC1850FET256
Description
The LPC1850FET256 is a high-performance, cost-effective Cortex-M3 microcontroller featuring 200 kB of SRAM, and advanced peripherals including Ethernet, High Speed USB 2
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LPC1850FET256
Manufacturer:
NXP
Quantity:
1 000
Part Number:
LPC1850FET256
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
LPC1850FET256
Quantity:
1 800
Part Number:
LPC1850FET256,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
LPC1850FET256,551
Manufacturer:
NXP/恩智浦
Quantity:
20 000
NXP Semiconductors
10. Static characteristics
Table 8.
T
LPC1850_30_20_10
Preliminary data sheet
Symbol
Supply pins
V
V
V
V
V
I
I
I
I
I
DD(REG)(3V3)
DD(REG)(3V3)
BAT
DD(IO)
DD(ADC)
amb
DD(IO)
DD(REG)(3V3)
DDA(3V3)
BAT
DD(3V3)
=
40
Static characteristics
C to +85
Parameter
input/output supply
voltage
regulator supply voltage
(3.3 V)
analog supply voltage
(3.3 V)
battery supply voltage
supply voltage (3.3 V)
regulator supply current
(3.3 V)
regulator supply current
(3.3 V)
battery supply current
I/O supply current
ADC supply current
C, unless otherwise specified. Applies to parts LPC1850/30/20/10 Rev ‘A’ only.
All information provided in this document is subject to legal disclaimers.
Conditions
on pin VDDA
on pin V
package only
Regulator supply active
mode; code
executed from RAM; all
peripherals disabled
Regulator supply low
power mode; after
WFE/WFI instruction
executed from RAM; all
peripherals disabled
sleep mode
deep-sleep mode
power-down mode
deep power-down mode
deep-sleep mode
power-down mode
deep power-down mode
deep sleep mode
power-down mode
deep power-down mode
deep sleep mode
power-down mode
deep power-down mode
CCLK = 12 MHz; PLL1
disabled
CCLK = 12 MHz; PLL1
enabled
CCLK = 120 MHz
CCLK = 156 MHz
while(1){}
Rev. 3.1 — 15 December 2011
DD
; LQFP100
[2][3]
[2][4]
[2][4]
[2][4]
[2][3]
[2][5]
[2][5]
[2][5]
[2]
[2]
[2]
[7]
[7]
[7]
32-bit ARM Cortex-M3 microcontroller
Min
2.2
2.2
2.2
2.2
2.2
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
LPC1850/30/20/10
Typ
-
-
-
-
-
6.5
7.5
25
30
5.5
75
16
0.02
15
15
3
1
1
0.03
0.4
0.4
0.007
[1]
© NXP B.V. 2011. All rights reserved.
Max
3.6
3.6
3.6
3.6
3.6
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
92 of 157
Unit
V
V
V
V
V
mA
mA
mA
mA
mA
A
A
A
A
A
A
A
A
A
A
A
A

Related parts for LPC1850FET256