XA-SCC NXP Semiconductors, XA-SCC Datasheet - Page 7

• Manufacturer Part Number: XA-SCC
• Description: Cmos 16-bit Communications Microcontroller
• Manufacturer: NXP Semiconductors

1. See XA-SCC User Guide “Pins Chapter” for how to program selection of pin functions.
2. RTClk input is usually used for Rx Clock if an external clock is needed, but can be used for either Rx or Tx or both. TRClk is usually used for
Philips Semiconductors
NOTES:
1999 Feb 23
RxD0_L1RxD
TxD0_L1TxD
CMOS 16-bit communications microcontroller
MNEMONIC
Tx Clock, but can be used for Rx or Tx or both.
CD1_Int2
SCPClk
P0.5
P0.6
P0.7
P1.2
P1.3
P2.2
P2.3
P3.0
P3.7
P1.0
P1.1
P1.4
P1.5
P1.6
P1.7
P2.0
P2.1
P2.4
P2.5
P2.6
P2.7
P3.1
P3.2
P3.3
P3.4
P3.5
P3.6
Int0
1, 2
1
1
2
2
2
2
2
2
PIN NO.
LQFP
100
95
99
96
97
98
68
69
70
71
72
73
74
75
80
81
82
83
84
85
86
87
56
57
58
63
64
65
66
67
78
79
TYPE
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
O
O
I
I
I
P0.5_RTClk0_L1Clk: Port 0 Bit 5, or SCC0 RT clock input, or IDL Clock input.
P0.6_SCPTx: Port 0 Bit 6, or SCP interface Transmit data output.
P0.7_SCPRx: Port 0 Bit 7, or SCP interface Receive data input.
TxD0_L1Txd: Transmit data for SCC0 in NMSI mode, or for IDL bus
RxD0_L1Rxd: Receive data for SCC0 in NMSI mode, or for IDL bus
SCPClk: This output provides the gated clock for the SCP bus.
P1.0_RxD2: Port 1 Bit 0, or SCC2 RxD input
P1.1_TxD2: Port 1 Bit 1, or SCC2 TxD output
P1.2_RTClk2: Port 1 Bit 2, or SCC2 RT Clock input
P1.3_TRClk2: Port 1 Bit 3, or SCC2 TR Clock input
P1.4_CD2: Port 1 Bit 4, or SCC2 Carrier Detect input
P1.5_CTS2: Port 1 Bit 5, or SCC2 Clear To Send input
P1.6_RTS2: Port 1 Bit 6, or SCC2 Request To Send output
P1.7_BRG2_Sync2: Port 1 Bit 7, or SCC2 Sync input or output, or BRG output, or TxClk output (see
SCC clocks diagrams in User Manual Chp 5)
P2.0_RxD3: Port 2 Bit 0, or SCC3 Rx Data input
P2.1_TxD3: Port 2 Bit 1, or SCC3 Tx Data output
P2.2_RTClk3: Port 2 Bit 2, or SCC3 RT Clock input
P2.3_ComClk_TRClk3: Port 2 Bit 3, or SCC3 TR Clock input
P2.4_CD3: Port 2 Bit 4, or SCC3 Carrier Detect input
P2.5_CTS3: Port 2 Bit 5, or SCC3 Clear To Send input
P2.6_RTS3: Port 2 Bit 6, or SCC3 Request To Send output
P2.7_Sync3_BRG3: Port 2 Bit 7, or SCC3 Sync input or output, or BRG output, or TxClk output (see
SCC clocks diagrams in User Manual Chp 5)
P3.0_CS4_RAS4_RTClk1: Port 3 Bit 0, or CS4 or RAS4 output, or SCC1 RT Clock input
P3.1_CS5_RAS5_RTS1: Port 3 Bit 1, or CS5 or RAS5 output, or SCC1 Request To Send output
P3.2_Timer0_ResetOut: Port 3 Bit 2, or Timer0 input or output, or ResetOut output.
ResetOut: If the ResetOut function is selected, this pin outputs a low whenever the XA-SCC processor
is reset by an internal source (watchdog reset or the RESET instruction.) WARNING: Unlike the other
31 GPIO pins, during power up reset, this pin can output a strongly driven low pulse. The duration of this
low pulse ranges from 0ns to 258 system clocks, starting at the time that V
ResetIn pin does not affect this pulse.
When used as GPIO, this pin can also be driven low by software without resetting the XA-SCC.
P3.3_Timer1_BRG1_Sync1: Port 3 Bit 3, or Timer1 input or output, or SCC1 BRG output, or SCC1
Sync input or output
P3.4_CTS1: Port 3 Bit 4, or SCC1 Clear To Send input
P3.5_RxD1: Port 3 Bit 5, or SCC1 Receive Data input
P3.6_TxD1: Port 3 Bit 6, or SCC1 Transmit Data output
P3.7_Int1_TRClk1: Port 3 Bit 7, or External Interrupt1 input, or SCC1 TR Clock input
CD1_Int2: SCC1 Carrier Detect, or External Interrupt 2
External Interrupt 0
7
NAME AND FUNCTION
CC
is valid. The state of the
Preliminary specification
XA-SCC