MC56F8346 Freescale Semiconductor, Inc, MC56F8346 Datasheet - Page 108

no-image

MC56F8346

Manufacturer Part Number
MC56F8346
Description
56f8300 16-bit Digital Signal Controllers
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC56F8346MFVE
Manufacturer:
Freescale
Quantity:
42
Part Number:
MC56F8346MFVE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC56F8346MFVE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC56F8346VFV60
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC56F8346VFVE
Manufacturer:
Freescale
Quantity:
3
Part Number:
MC56F8346VFVE
Manufacturer:
FREESCAL
Quantity:
275
Part Number:
MC56F8346VFVE
Manufacturer:
FREESCALE
Quantity:
1 745
Part Number:
MC56F8346VFVE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC56F8346VFVE
Manufacturer:
FREESCALE
Quantity:
1 745
Part Number:
MC56F8346VFVE
Manufacturer:
FREESCALE
Quantity:
20 000
5.6.30.2
These read-only bits reflect the state of the new interrupt priority level bits being presented to the 56800E
core at the time the last IRQ was taken. This field is only updated when the 56800E core jumps to a new
interrupt service routine.
Note:
5.6.30.3
This read-only field shows the vector number (VAB[7:1]) used at the time the last IRQ was taken. This
field is only updated when the 56800E core jumps to a new interrupt service routine.
Note:
5.6.30.4
This bit allows all interrupts to be disabled.
5.6.30.5
This bit field is reserved or not implemented. It is read as 1 and cannot be modified by writing.
5.6.30.6
This read-only bit reflects the state of the external IRQB pin.
5.6.30.7
This read-only bit reflects the state of the external IRQA pin.
5.6.30.8
This bit controls whether the external IRQB interrupt is edge- or level-sensitive. During Stop and Wait
modes, it is automatically level-sensitive.
108
1 = An interrupt is being sent to the 56800E core
00 = Required nested exception priority levels are 0, 1, 2, or 3
01 = Required nested exception priority levels are 1, 2, or 3
10 = Required nested exception priority levels are 2 or 3
11 = Required nested exception priority level is 3
0 = Normal operation (default)
1 = All interrupts disabled
0 = IRQB interrupt is a low-level sensitive (default)
1 = IRQB interrupt is falling-edge sensitive.
Nested interrupts may cause this field to be updated before the original interrupt service routine can
read it.
Nested interrupts may cause this field to be updated before the original interrupt service routine can
read it.
Interrupt Priority Level (IPIC)—Bits 14–13
Vector Number - Vector Address Bus (VAB)—Bits 12–6
Interrupt Disable (INT_DIS)—Bit 5
Reserved—Bit 4
IRQB State Pin (IRQB STATE)—Bit 3
IRQA State Pin (IRQA STATE)—Bit 2
IRQB Edge Pin (IRQB Edg)—Bit 1
56F8346 Technical Data, Rev. 15
Freescale Semiconductor
Preliminary

Related parts for MC56F8346