MC56F8346 Freescale Semiconductor, Inc, MC56F8346 Datasheet - Page 117

no-image

MC56F8346

Manufacturer Part Number
MC56F8346
Description
56f8300 16-bit Digital Signal Controllers
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC56F8346MFVE
Manufacturer:
Freescale
Quantity:
42
Part Number:
MC56F8346MFVE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC56F8346MFVE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC56F8346VFV60
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC56F8346VFVE
Manufacturer:
Freescale
Quantity:
3
Part Number:
MC56F8346VFVE
Manufacturer:
FREESCAL
Quantity:
275
Part Number:
MC56F8346VFVE
Manufacturer:
FREESCALE
Quantity:
1 745
Part Number:
MC56F8346VFVE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC56F8346VFVE
Manufacturer:
FREESCALE
Quantity:
1 745
Part Number:
MC56F8346VFVE
Manufacturer:
FREESCALE
Quantity:
20 000
6.5.6.8
This bit controls the pull-up resistors on the FAULTB0, FAULTB1, FAULTB2, and FAULTB3 pins.
6.5.6.9
This bit controls the pull-up resistors on the FAULTA0, FAULTA1, and FAULTA2 pins.
6.5.6.10
This bit field is reserved or not implemented. It is read as 0 and cannot be modified by writing.
6.5.6.11
This bit controls the pull-up resistors on the WR and RD pins.
6.5.6.12
This bit field is reserved or not implemented. It is read as 0 and cannot be modified by writing.
6.5.6.13
This bit controls the pull-up resistors on the TRST, TMS and TDI pins.
6.5.6.14
This bit field is reserved or not implemented. It is read as 0 and cannot be modified by writing.
6.5.7
The CLKO select register can be used to multiplex out any one of the clocks generated inside the clock
generation and SIM modules. The default value is SYS_CLK. All other clocks primarily muxed out are
for test purposes only, and are subject to significant unspecified latencies at high frequencies.
The upper four bits of the GPIOB register can function as GPIO, A[23:20], or as additional clock output
signals. GPIO has priority and is enabled/disabled via the GPIOB_PER. If GPIOB[7:4] are programmed
to operate as peripheral outputs, then the choice between A[23:20] and additional clock outputs is done
here in the CLKOSR. The default state is for the peripheral function of GPIOB[7:4] to be programmed as
A[23:20]. This can be changed by altering A[23:20], as shown in
6.5.7.1
This bit field is reserved or not implemented. It is read as 0 and cannot be modified by writing.
Freescale Semiconductor
Preliminary
Base + $A
RESET
Read
Write
CLKO Select Register (SIM_CLKOSR)
PWMB—Bit 8
PWMA0—Bit 7
Reserved—Bit 6
CTRL—Bit 5
Reserved—Bit 4
JTAG—Bit 3
Reserved—Bits 2 - 0
Reserved—Bits 15–10
15
0
0
14
0
0
Figure 6-9 CLKO Select Register (SIM_CLKOSR)
13
0
0
12
0
0
56F8346 Technical Data, Rev. 15
11
0
0
10
0
0
A23
9
0
A22
8
0
A21
7
0
Figure
A20
6
0
CLK
DIS
5
1
6-9.
4
0
3
0
CLKOSEL
2
0
Register Descriptions
1
0
0
0
117

Related parts for MC56F8346