MC56F8366 Freescale Semiconductor, Inc, MC56F8366 Datasheet - Page 115
![no-image](/images/manufacturer_photos/0/2/263/freescale_semiconductor__inc_sml.jpg)
MC56F8366
Manufacturer Part Number
MC56F8366
Description
56f8300 16-bit Digital Signal Controllers
Manufacturer
Freescale Semiconductor, Inc
Datasheet
1.MC56F8366.pdf
(184 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC56F8366MFV60
Manufacturer:
Power-one
Quantity:
268
Company:
Part Number:
MC56F8366MFVE
Manufacturer:
Freescale
Quantity:
440
Company:
Part Number:
MC56F8366MFVE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC56F8366MFVE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC56F8366VFV60
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MC56F8366VFVE
Manufacturer:
Freescale
Quantity:
43
Company:
Part Number:
MC56F8366VFVE
Manufacturer:
MOTOLOLA
Quantity:
439
Company:
Part Number:
MC56F8366VFVE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC56F8366VFVE
Manufacturer:
FREESCALE
Quantity:
20 000
6.2 Features
The SIM has the following features:
6.3 Operating Modes
Since the SIM is responsible for distributing clocks and resets across the chip, it must understand the
various chip operating modes and take appropriate action. These are:
Freescale Semiconductor
Preliminary
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Flash security feature prevents unauthorized access to code/data contained in on-chip Flash memory
Power-saving clock gating for peripheral
Three power modes (Run, Wait, Stop) to control power utilization
— Stop mode shuts down the 56800E core, system clock, peripheral clock, and PLL operation
— Stop mode entry can optionally disable PLL and Oscillator (low power vs. fast restart); must be
— Wait mode shuts down the 56800E core and unnecessary system clock operation
— Run mode supports full part operation
Controls to enable/disable the 56800E core WAIT and STOP instructions
Calculates base delay for reset extension based upon POR or RESET operations. Reset delay will be either
3 x 32 clocks (phased release of reset) for reset, except for POR, which is 2
Controls reset sequencing after reset
Software-initiated reset
Four 16-bit registers reset only by a Power-On Reset usable for general purpose software control
System Control Register
Registers for software access to the JTAG ID of the chip
Reset Mode, which has two submodes:
— POR and RESET operation
— COP reset and software reset operation
Run Mode
This is the primary mode of operation for this device. In this mode, the 56800E controls chip operation.
Debug Mode
The 56800E is controlled via JTAG/EOnCE when in debug mode. All peripherals, except the COP and
PWMs, continue to run. COP is disabled and PWM outputs are optionally switched off to disable any motor
from being driven; see the PWM chapter in the 56F8300 Peripheral User Manual for details.
Wait Mode
In Wait mode, the core clock and memory clocks are disabled. Optionally, the COP can be stopped.
Similarly, it is an option to switch off PWM outputs to disable any motor from being driven. All other
peripherals continue to run.
explicitly done
The 56800E core and all peripherals are reset. This occurs when the internal POR is asserted or the
RESET pin is asserted.
The 56800E core and all peripherals are reset. The MA bit within the OMR is not changed. This allows
the software to determine the boot mode (internal or external boot) to be used on the next reset.
56F8366 Technical Data, Rev. 6
21
clock cycles.
Features
115