MC56F8366 Freescale Semiconductor, Inc, MC56F8366 Datasheet - Page 155
![no-image](/images/manufacturer_photos/0/2/263/freescale_semiconductor__inc_sml.jpg)
MC56F8366
Manufacturer Part Number
MC56F8366
Description
56f8300 16-bit Digital Signal Controllers
Manufacturer
Freescale Semiconductor, Inc
Datasheet
1.MC56F8366.pdf
(184 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC56F8366MFV60
Manufacturer:
Power-one
Quantity:
268
Company:
Part Number:
MC56F8366MFVE
Manufacturer:
Freescale
Quantity:
440
Company:
Part Number:
MC56F8366MFVE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC56F8366MFVE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC56F8366VFV60
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MC56F8366VFVE
Manufacturer:
Freescale
Quantity:
43
Company:
Part Number:
MC56F8366VFVE
Manufacturer:
MOTOLOLA
Quantity:
439
Company:
Part Number:
MC56F8366VFVE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC56F8366VFVE
Manufacturer:
FREESCALE
Quantity:
20 000
Freescale Semiconductor
Preliminary
1. N/A, since device captures data before it deasserts RD
2. If RWSS = RWSH = 0, and the chip select does not change, then RD does not deassert during back-to-back reads.
3. Substitute BMDAR for MDAR if there is no chip select
4. MDAR is active in this calculation only when the chip select changes.
Address Valid to WR Asserted
WR Width Asserted to WR
Deasserted
Valid Data Out Hold Time after WR
Deasserted
Valid Data Out Set Up Time to WR
Deasserted
Valid Address after WR
Deasserted
RD Deasserted to Address Invalid
Address Valid to RD Deasserted
Valid Input Data Hold after RD
Deasserted
RD Assertion Width
Address Valid to Input Data Valid
Address Valid to RD Asserted
RD Asserted to Input Data Valid
WR Deasserted to RD Asserted
RD Deasserted to RD Asserted
WR Deasserted to WR Asserted
RD Deasserted to WR Asserted
Data Out Valid to WR Asserted
Characteristic
Table 10-16 External Memory Interface Timing
Symbol
t
t
t
t
t
t
WRWR
t
WRRD
RDWR
t
t
t
t
t
ARDD
t
ARDA
t
RDRD
AWR
t
DWR
WAC
DOH
DOS
RDA
DRD
t
t
RDD
WR
RD
AD
56F8366 Technical Data, Rev. 6
Configuration
Wait States
WWS=0
WWS>0
WWS=0
WWS>0
WWS=0
WWS=0
WWS>0
WWS>0
WWS=0
WWS>0
WWS=0
WWS>0
-15.723
-20.642 1.25 + DCAOE
-13.120
-18.039 1.25 + DCAOE
-0.483
-2.076
-1.795
-0.012
-9.321
-1.160
-8.631
-0.879
-2.086
-0.563
-8.315
-3.432
-1.780
-2.120
-2.603
-2.135
-1.608
-0.918
-0.096
-0.094
0.279
0.084
0.00
D
2
0.75 + DCAOE
0.25 + DCAOE
0.25 + DCAEO
0.25 + DCAOE
0.25 + DCAEO
0.25 + DCAOE
0.25 + DCAEO
0.25 + DCAEO WWSH,RWSS
0.75 + DCAEO
0.75 + DCAOE
N/A
0.50
0.00
0.50
0.50
0.00
1.00
1.00
1.00
0.00
1.00
0.00
1.00
0.50
M
0
1
External Memory Interface Timing
RWSH, WWSS,
WWSS, WWSH
RWSS,RWSH
WWS,WWSS
Wait States
RWSS,RWS
RWSS,RWS
RWSS,RWS
MDAR
Controls
WWSH
WWSH
MDAR
WWSS
WWSS
RWSH
RWSS
WWS
RWS
—
3
,
3
4
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
155