MC56F8366 Freescale Semiconductor, Inc, MC56F8366 Datasheet - Page 125
![no-image](/images/manufacturer_photos/0/2/263/freescale_semiconductor__inc_sml.jpg)
MC56F8366
Manufacturer Part Number
MC56F8366
Description
56f8300 16-bit Digital Signal Controllers
Manufacturer
Freescale Semiconductor, Inc
Datasheet
1.MC56F8366.pdf
(184 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC56F8366MFV60
Manufacturer:
Power-one
Quantity:
268
Company:
Part Number:
MC56F8366MFVE
Manufacturer:
Freescale
Quantity:
440
Company:
Part Number:
MC56F8366MFVE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC56F8366MFVE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC56F8366VFV60
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MC56F8366VFVE
Manufacturer:
Freescale
Quantity:
43
Company:
Part Number:
MC56F8366VFVE
Manufacturer:
MOTOLOLA
Quantity:
439
Company:
Part Number:
MC56F8366VFVE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC56F8366VFVE
Manufacturer:
FREESCALE
Quantity:
20 000
Freescale Semiconductor
Preliminary
1. This applies to the four pins that serve as Quad Decoder / Quad Timer / SPI / GPIOC functions. A separate set of control
2. Reset configuration
3. Quad Decoder pins are always inputs and function in conjunction with the Quad Timer pins.
GPIO Input
GPIO Output
Quad Timer Input /
Quad Decoder
Input
Quad Timer Output
/ Quad Decoder
Input
SPI input
SPI output
bits is used for each pin.
Pin Function
2
3
Figure 6-10 Overall Control of GPIOC Pads Using SIM_GPS Control
Table 6-2 Control of GPIOC Pads Using SIM_GPS Control
Quad Timer Controlled
0
0
1
1
1
1
SPI Controlled
—
—
—
—
0
1
Control Registers
SIM_ GPS Register
56F8366 Technical Data, Rev. 6
GPIO Controlled
—
—
0
0
1
1
0
1
GPIOC_PER Register
—
—
—
—
0
1
See the “Switch Matrix for Inputs to the Timer”
table in the 56F8300 Peripheral User Manual
for the definition of timer inputs based on the
Quad Decoder mode configuration.
See SPI controls for determining the direction
of each of the SPI pins.
0
1
I/O Pad Control
Comments
1
Register Descriptions
125