OM6208 NXP Semiconductors, OM6208 Datasheet - Page 16

• Manufacturer Part Number: OM6208
• Description: Om6208 65 X 96 Pixels Matrix Grey-scale Lcd Driver
• Manufacturer: NXP Semiconductors

Philips Semiconductors
9.2
The serial interface is also a 3-line bidirectional interface
for communication between the microcontroller and the
LCD driver chip. The three lines are SCE (chip enable),
SCLK (serial clock) and SDATA (serial data). The OM6208
is connected to the SDA of the microcontroller by the
SDATA (data input) and SDO (data output) pads which are
connected together.
9.2.1
The write mode of the interface means that the
microcontroller writes instructions and data to the
OM6208. Each data packet contains a control bit D/C and
a transmission byte. If D/C is LOW, the following byte is
interpreted as command byte. The instruction set is given
in Table 7. If D/C is HIGH, the following byte is stored in
the display data RAM. After every data byte the address
counter is incremented automatically. The general format
of the write mode and the definition of the transmission
byte is shown in Fig.15.
Any instruction can be sent in any order to the OM6208.
The MSB is transmitted first. The serial interface is
initialized when SCE is HIGH. In this state, SCLK clock
2003 feb 10
handbook, full pagewidth
65 x 96 pixels matrix grey-scale LCD driver
(1) A transmission byte may be a command byte or a data byte.
Serial interface (3-line)
W
RITE MODE
D/C
D/C
MSB
D7
transmission byte
D6
D5
transmission byte
D4
Fig.15 Serial data stream, write mode.
D3
D/C
D2
(1)
D1
transmission byte
LSB
D0
16
pulses have no effect and no power is consumed by the
serial interface. A falling edge on SCE enables the serial
interface and indicates the start of data transmission.
Figures 16, 17 and 18 show the protocol of the write
mode:
When SCE is HIGH, SCLK clocks are ignored. During
the HIGH time of SCE the serial interface is initialized
(see Fig.16)
At the falling SCE edge, SCLK must be LOW
(see Fig.32)
SDATA is sampled at the rising edge of SCLK
D/C indicates whether the byte is a command (D/C = 0)
or RAM data (D/C = 1) byte; it is sampled with the first
rising SCLK edge
If SCE stays LOW after the last bit of a command/data
byte, the serial interface is ready for the D/C bit of the
next byte at the next rising edge of SCLK (see Fig.17)
A reset pulse with RES interrupts the transmission. The
data being written into the RAM may be corrupted. The
registers are cleared. If SCE is LOW after the rising
edge of RES, the serial interface is ready to receive the
D/C bit of a command/data byte (see Fig.18).
D/C
transmission byte
Product specification
MGW713
OM6208