MT28F320A18 Micron Technology, MT28F320A18 Datasheet - Page 9

• Manufacturer Part Number: MT28F320A18
• Description: FLASH MEMORY
• Manufacturer: Micron Technology

DataSheet4U.com
www.DataSheet4U.com
DataSheet
Read Chip Protection Configuration
Register
information: the manufacturer/device identifier, the
block locking status, the protection register content,
and protection register lock. Two bus cycles are
required for this operation: the chip identification data
is read by entering the command code 90h on DQ0–
Table 4:
WA: Word address of memory location to be written, or read
IA:
BA:
ID:
SRD: Data read from the status register
QA: Query code address
QD: Query code data
WD: Data to be written at the location WA
PA:
LPA: Lock protection register address
AD: Array data
PD:
X:
2 Meg x 16, 1.8V Enhanced+ Boot Block Flash Memory
MT28F320A18_F.fm – Rev F 08/03 EN
COMMAND
READ ARRAY
READ PROTECTION
CONFIGURATION REGISTER
READ STATUS REGISTER
CLEAR STATUS REGISTER
READ QUERY
BLOCK ERASE SETUP
PROGRAM SETUP/ALTERNATE
PROGRAM SETUP
PROGRAM/ERASE SUSPEND
PROGRAM/ERASE RESUME –
ERASE CONFIRM
LOCK BLOCK
UNLOCK BLOCK
LOCK DOWN BLOCK
PROTECTION REGISTER PROGRAM
SETUP
PROTECTION REGISTER LOCK
4
U
The chip identification mode outputs four types of
.com
Identification code address
Address within the block
Identification code data
Protection register address
Protection register data
“Don’t Care”
Command Definitions
OPERATION
1.8V ENHANCED+ BOOT BLOCK FLASH MEMORY
WRITE
WRITE
WRITE
WRITE
WRITE
WRITE
WRITE
WRITE
WRITE
WRITE
WRITE
WRITE
WRITE
WRITE
FIRST BUS CYCLE
DataSheet4U.com
ADDRESS
X
X
X
X
X
X
X
X
X
X
X
X
X
X
9
DQ7 and the identification code address on the
address lines.
level (V
level (V
tion register. Data is available on DQ0–DQ15. To return
to read array mode, write the read array command
code FFh on DQ0–DQ7. See Table 10 for further
details.
Control signals CE# and OE# must be at a logic LOW
40h/10h
DATA
D0h
90h
70h
50h
98h
20h
B0h
60h
60h
60h
C0h
C0h
FFh
IL
IH
), and WE# and RP# must be at a logic HIGH
) to read data from the protection configura-
OPERATION
WRITE
WRITE
WRITE
WRITE
WRITE
WRITE
WRITE
READ
READ
READ
READ
–
–
–
SECOND BUS CYCLE
ADDRESS
WA
WA
LPA
QA
BA
BA
BA
BA
PA
IA
2 MEG x 16
–
–
–
–
©2003 Micron Technology Inc.
DATA
FFFDh
D0h
D0h
SRD
WD
01h
2Fh
AD
QD
PD
ID
–
–
–