LM3S1150-IQC50-A1 Luminary Micro, Inc., LM3S1150-IQC50-A1 Datasheet - Page 277

• Manufacturer Part Number: LM3S1150-IQC50-A1
• Description: Microcontroller
• Manufacturer: Luminary Micro, Inc.

UART Interrupt Clear (UARTICR)
UART0 base: 0x4000.C000
UART1 base: 0x4000.D000
UART2 base: 0x4000.E000
Offset 0x044
Type W1C, reset 0x0000.0000
June 14, 2007
Reset
Reset
Type
Type
Bit/Field
31:11
10
9
8
7
6
5
RO
RO
31
15
0
0
Register 13: UART Interrupt Clear (UARTICR), offset 0x044
The UARTICR register is the interrupt clear register. On a write of 1, the corresponding interrupt
(both raw interrupt and masked interrupt, if enabled) is cleared. A write of 0 has no effect.
RO
RO
30
14
0
0
reserved
reserved
Name
OEIC
BEIC
PEIC
FEIC
RTIC
TXIC
RO
RO
29
13
0
0
Luminary Micro Confidential-Advance Product Information
RO
RO
28
12
0
0
RO
RO
W1C
W1C
W1C
W1C
W1C
W1C
Type
27
11
0
0
RO
OEIC
W1C
RO
26
10
0
0
Reset
0
0
0
0
0
0
0
BEIC
W1C
RO
25
0
9
0
PEIC
Description
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
Overrun Error Interrupt Clear
0: No effect on the interrupt.
1: Clears interrupt.
Break Error Interrupt Clear
0: No effect on the interrupt.
1: Clears interrupt.
Parity Error Interrupt Clear
0: No effect on the interrupt.
1: Clears interrupt.
Framing Error Interrupt Clear
0: No effect on the interrupt.
1: Clears interrupt.
Receive Time-Out Interrupt Clear
0: No effect on the interrupt.
1: Clears interrupt.
Transmit Interrupt Clear
0: No effect on the interrupt.
1: Clears interrupt.
W1C
RO
24
0
8
0
reserved
FEIC
W1C
RO
23
0
7
0
RTIC
W1C
RO
22
0
6
0
TXIC
W1C
RO
21
0
5
0
RXIC
W1C
RO
20
0
4
0
LM3S1150 Microcontroller
RO
RO
19
0
3
0
RO
RO
18
0
2
0
reserved
RO
RO
17
0
1
0
RO
RO
16
0
0
0
277