FDC37C665IR SMSC Corporation, FDC37C665IR Datasheet - Page 75

no-image

FDC37C665IR

Manufacturer Part Number
FDC37C665IR
Description
3/5 Volt Advanced High-Performance Multi-Mode Parallel Port Super I/O Floppy Disk Controller with Infranred Support
Manufacturer
SMSC Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
FDC37C665IR
Manufacturer:
SMC
Quantity:
108
Part Number:
FDC37C665IR
Manufacturer:
SMSC
Quantity:
1 000
Part Number:
FDC37C665IR
Manufacturer:
SMC
Quantity:
20 000
The FDC37C665IR incorporates two full function
UARTs.
NS16450, the 16450 ACE registers and the
NS16550A.
parallel conversion on received characters and
parallel-to-serial
characters. The data rates are independently
programmable from 115.2K baud down to 50
baud. The character options are programmable
for 1 start; 1, 1.5 or 2 stop bits; even, odd, sticky
or no parity; and prioritized interrupts.
UARTs each contain a programmable baud rate
generator that is capable of dividing the input
clock or crystal by a number from 1 to 65535.
The UARTs are also capable of supporting the
MIDI data rate. Refer to the FDC37C665IR
Configuration Registers.
*NOTE: DLAB is Bit 7 of the Line Control Register
They
DLAB*
The UARTS perform serial-to-
0
0
0
X
X
X
X
X
X
X
1
1
conversion
are
compatible
A2
0
0
0
0
0
0
1
1
1
1
0
0
Table 33 - Addressing the Serial Port
on
A1
0
0
0
1
1
1
0
0
1
1
0
0
SERIAL PORT (UART)
with
transmit
A0
The
0
0
1
0
0
1
0
1
0
1
0
1
the
75
Receive Buffer (read)
Transmit Buffer (write)
Interrupt Enable (read/write)
Interrupt Identification (read)
FIFO Control (write)
Line Control (read/write)
Modem Control (read/write)
Line Status (read/write)
Modem Status (read/write)
Scratchpad (read/write)
Divisor LSB (read/write)
Divisor MSB (read/write
Configuration description for information on
disabling, power down and changing the base
address of the UARTs.
UART is enabled by programming OUT2 of that
UART to a logic "1". OUT2 being a logic "0"
disables that UART's interrupt.
REGISTER DESCRIPTION
Addressing of the accessible registers of the
Serial Port is shown below.
addresses of the serial ports are defined by the
configuration
section). The Serial Port registers are located at
sequentially increasing addresses above these
base addresses.
contains two serial ports, each of which contain
a register set as described below.
REGISTER NAME
registers
The FDC37C665IR/666IR
The interrupt from a
(see
Configuration
The base

Related parts for FDC37C665IR