XC3S250E Xilinx, Inc., XC3S250E Datasheet - Page 101

no-image

XC3S250E

Manufacturer Part Number
XC3S250E
Description
Spartan-3E FPGA Family
Manufacturer
Xilinx, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC3S250E
Manufacturer:
XILINX
0
Part Number:
XC3S250E
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC3S250E FTG256
Manufacturer:
XILINX
0
Part Number:
XC3S250E-4CP132C
Manufacturer:
XILINX
Quantity:
435
Part Number:
XC3S250E-4CP132C
Manufacturer:
XILINX
0
Part Number:
XC3S250E-4CP132I
Manufacturer:
XILINX
0
Part Number:
XC3S250E-4CP132I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC3S250E-4CPG132C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Company:
Part Number:
XC3S250E-4CPG132C
Quantity:
306
Part Number:
XC3S250E-4CPG132CS1
Manufacturer:
SANYO
Quantity:
1 000
Company:
Part Number:
XC3S250E-4CPG132I
Quantity:
118
Functional Description
Table 57: Spartan-3E FPGA Bitstream Generator (BitGen) Options (Continued)
94
TdoPin
TmsPin
UserID
Security
CRC
Persist
Option Name
Pins/Function
reconfiguration
JTAG TDO pin
JTAG TMS pin
JTAG User ID
interface pins,
Configuration
Configuration
Slave mode,
SelectMAP,
SelectMAP
Readback,
BPI mode,
Affected
register
Partial
JTAG,
Pulldown
Pulldown
( default )
Pullnone
Pullnone
Disable
Values
Enable
Pullup
Pullup
Level1
string
None
Level
User
Yes
No
Internally connects a pull-up resistor between JTAG TDO pin and VCCAUX.
Internally connects a pull-down resistor between JTAG TDO pin and GND.
No internal pull-up resistor on JTAG TDO pin.
Internally connects a pull-up resistor between JTAG TMS pin and VCCAUX.
Internally connects a pull-down resistor between JTAG TMS pin and GND.
No internal pull-up resistor on JTAG TMS pin.
The 32-bit JTAG User ID register value is loaded during configuration. The default
value is all ones, 0xFFFF_FFFF hexadecimal. To specify another value, enter an
8-character hexadecimal value.
Readback and partial reconfiguration are available via the JTAG port or via the
SelectMAP interface, if the Persist option is set to Yes.
Readback function is disabled. Partial reconfiguration is still available via the JTAG port
or via the SelectMAP interface, if the Persist option is set to Yes.
Readback function is disabled. Partial reconfiguration is disabled.
Default. Enable CRC checking on the FPGA bitstream. If error detected, FPGA
asserts INIT_B Low and DONE pin stays Low.
Turn off CRC checking.
All BPI and Slave mode configuration pins are available as user-I/O after configuration.
This option is required for Readback and partial reconfiguration using the SelectMAP
interface. The SelectMAP interface pins (see
reserved after configuration and are not available as user-I/O.
www.xilinx.com
Description
Slave Parallel Mode, page
Advance Product Specification
DS312-2 (v1.1) March 21, 2005
79) are
R

Related parts for XC3S250E