spd6722qcce Intel Corporation, spd6722qcce Datasheet - Page 80

• Manufacturer Part Number: spd6722qcce
• Description: Isa-to-pc-card Pcmcia Controllers
• Manufacturer: Intel Corporation

PD6710/’22 — ISA-to-PC-Card (PCMCIA) Controllers
80
IOR*/IOW*
t1 = time delay from DMA acknowledge to IOR* or IOW* command (specified by system design).
t2 = time to program into the Maximum DMA Acknowledge Delay register for when IOR* or IOW* falling edge does not occur (t2 > t1).
DACK*
Figure 12. Selection of Acknowledge Time-out Interval
Table 14. Maximum DMA Acknowledge Delay Register Values (Sheet 1 of 2)
DREQ
AEN
During a DMA data transfer process, an ISA-based system typically follows its issuance of a DMA
acknowledge with a DMA read or write cycle. However, during a DMA write-verify operation, a
system can issue a DMA acknowledge without following it with a DMA read or write cycle.
Because a DMA-capable PC Card receives DMA acknowledgment only by reception of a DMA
read or write cycle, conditions may occur where the card never receives a DMA acknowledge. To
prevent this from happening in an ISA-based system, a maximum DMA acknowledge delay feature
has been added that generates a ‘dummy’ DMA write cycle (reads DMA data from the card) if
there are no system-generated DMA read or write cycles to the card within a programmable time.
Once a DMA acknowledge is received from the system, the PD6722 starts counting the time from
the assertion of the DACK* signal until the system issues a DMA read or write command (IOR* or
IOW*). If this interval exceeds the programmed time, the PD6722 assumes that a system write-
verify is in progress and generates a dummy DMA write cycle at the PC Card interface. This allows
the passing of the DMA acknowledge (and terminal count status) to the card so it can perform any
intended verify-cycle functions.
The maximum DMA acknowledge delay (t2 as shown in
time greater than the maximum time required from the system’s issuance of a DMA acknowledge
to its issuance of a DMA read or write cycle (t1 as shown in
the specifications for the systems DMA cycle timing.
Typical system specifications for t1 are 190–270 ns, making a value of 80h for the Maximum
DMA Acknowledge Delay register suitable for many applications. If the PD6722 is used in an
add-in card application, a value of 20h may be suitable.
Acknowledge Delay register values to be programmed for a desired maximum DMA acknowledge
delay.
Register Value
C0h
A0h
80h
40h
20h
60h
(25-MHz internal clock and default Setup timing)
t1
Maximum DMA Acknowledge Delay
t2
10 clocks = 400 ns
12 clocks = 480 ns
11 clocks = 440 ns
7 clocks = 280 ns
8 clocks = 320 ns
9 clocks = 360 ns
Table 14
Figure
Figure
12) should be programmed to a
shows Maximum DMA
12). The t1 time is indicated in
Datasheet