SSTE32882KA1 Integrated Device Technology, SSTE32882KA1 Datasheet - Page 40

• Manufacturer Part Number: SSTE32882KA1
• Description: 1.25v/1.35v/1.5v Registering Clock Driver With Parity Test And Quad Chip Select
• Manufacturer: Integrated Device Technology

SSTE32882KA1 Device Initialization Sequence
Parity
Parity Timing Scheme Waveforms
1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT
SSTE32882KA1
1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT
Step
1. x=Logic low or lolgic high. Z=floating.
2. n = 1 for QuadCS disabled mode, n = 3 for QuadCS enabled mode.
3. The feedback clock (FBOUT and FBOUT) pins may or may not be actively driven by the device.
4. QxCKEn and ERROUT will be driven to these logic states by the register after RESET is driven low and VDD is nominal.
5. This indicates the state of QxODTx after RESET switches from low-to-high and before the rising CK edge (falling CK edge). After the first rising CK edge, within (t
us, the state of QxODTx is a function of DODTx (high or low)
The SSTE32882KA1 includes a parity checking function. The SSTE32882KA1 accepts a parity bit from the memory
controller at its input pin PAR_IN one cycle after the corresponding data input, compares it with the data received on the
D-inputs and indicates on its open-drain ERROUT pin (active low) whether a parity error has occurred. The computation only
takes place for data which is qualified by at least one of the DCS[n:0] signals being LOW.
If an error occurs, and ERROUT is driven low with the third input clock edge after the corresponding data on the D-inputs. It
becomes high impedance with the 5th input clock cycle after the data corresponding with a parity error. In case of consecutive
errors ERROUT becomes high impedance with the 5th input clock cycle after the last data corresponding with a parity error.
The DIMM-dependent signals (DCKE0, DCKE1, DCS0, DCS1, DODT0 and DODT1) are not included in the parity check
computations.
The PAR_IN signal arrives one input clock cycle after the corresponding data input signals. ERROUT is generated three input
clock cycles after the corresponding data is registered. If ERROUTgoes low, it stays low for a minimum of two input clock
cycles or until RESET is driven low. The following figure shows the parity diagram with single parity-error occurrence and
assumes the occurrence of only one parity error when data is clocked in at the n input clock cycle (PAR_IN clocked in on the
n+1 input clock cycle).
0
1
2
3
4
5
6
7
VDD,
AVDD,
PVDD
Power
V
V
V
V
V
V
V
V
DD
DD
DD
DD
DD
DD
DD
DD
RESET
H
H
H
H
L
L
L
L
THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE
Vref
voltage
voltage
voltage
voltage
voltage
voltage
voltage
voltage
stable
stable
stable
stable
stable
stable
stable
stable
Inputs: Signals provided by the controller
DCS
[n:1]
H
H
H
H
X
X
X
X
2
DODT
[0:1]
X
X
X
X
X
X
X
X
DCKE
[0:1]
X
X
X
X
X
L
L
L
DA/C
X
X
X
X
X
X
X
X
PAR_IN CK, CK
X
X
X
X
X
X
X
X
running
running
running
running
running
running
running
running
1
when Power and Clock are Stable
QCS
[0:1]
After Step 6 (Step 7 and beyond), the device outputs are as defined
in the device Function Tables.
H
X
X
Z
Z
Z
Z
QODT
[0:1]
40
Outputs: Signals provided by the device
L
X
X
Z
Z
Z
Z
5
QCKE
[0:1]
L
X
X
L
L
L
L
4
QxA/C
COMMERCIAL TEMPERATURE RANGE
X
X
X
Z
Z
Z
Z
SSTE32882KA1
ERROUT
H
X
X
H
H
H
H
4
Y[0:3]
Y[0:3]
running running
running running
running running
Z
Z
Z
Z
FB
OUT
Z
Z
Z
Z
3
STAB
7314/8
- t
ACT
)