mc68hc908jw32 Freescale Semiconductor, Inc, mc68hc908jw32 Datasheet - Page 185

• Manufacturer Part Number: mc68hc908jw32
• Description: M68hc08 Microcontrollers Microcontroller
• Manufacturer: Freescale Semiconductor, Inc

14.4 IRQ Pin
The IRQ pin has a low leakage for input voltages ranging from 0V to V
RC discharge circuitry to wake up the MCU.
A logic 0 on the IRQ pin can latch an interrupt request into the IRQ latch. A vector fetch, software clear,
or reset clears the IRQ latch.
If the MODE bit is set, the IRQ pin is both falling-edge-sensitive and low-level-sensitive. With MODE set,
both of the following actions must occur to clear IRQ:
The vector fetch or software clear and the return of the IRQ pin to logic one may occur in any order. The
interrupt request remains pending as long as the IRQ pin is at logic zero. A reset will clear the latch and
the MODE control bit, thereby clearing the interrupt even if the pin stays low.
If the MODE bit is clear, the IRQ pin is falling-edge-sensitive only. With MODE clear, a vector fetch or
software clear immediately clears the IRQ latch.
The IRQF bit in the ISCR register can be used to check for pending interrupts. The IRQF bit is not affected
by the IMASK bit, which makes it useful in applications where polling is preferred.
Use the BIH or BIL instruction to read the logic level on the IRQ pin.
Freescale Semiconductor
$001C
$001E
Addr.
•
•
Vector fetch or software clear — A vector fetch generates an interrupt acknowledge signal to clear
the latch. Software may generate the interrupt acknowledge signal by writing a logic 1 to the ACK
bit in the interrupt status and control register (ISCR). The ACK bit is useful in applications that poll
the IRQ pin and require software to clear the IRQ latch. Writing to the ACK bit prior to leaving an
interrupt service routine can also prevent spurious interrupts due to noise. Setting ACK does not
affect subsequent transitions on the IRQ pin. A falling edge that occurs after writing to the ACK bit
latches another interrupt request. If the IRQ mask bit, IMASK, is clear, the CPU loads the program
counter with the vector address at locations $FFF8 and $FFF9.
Return of the IRQ pin to logic one — As long as the IRQ pin is at logic zero, IRQ remains active.
IRQ Status and Control Register
When using the level-sensitive interrupt trigger, avoid false interrupts by
masking interrupt requests in the interrupt routine.
An internal pullup resistor to V
disabled by setting the IRQPD bit in the IRQ option control register ($001C).
IRQ Option Control Register
Register Name
(IOCR)
Figure 14-2. IRQ I/O Register Summary
(ISCR)
Reset:
Reset:
MC68HC908JW32 Data Sheet, Rev. 5
Read:
Write:
Read:
Write:
Bit 7
0
0
0
0
DD
is connected to IRQ pin; this can be
NOTE
NOTE
= Unimplemented
6
0
0
0
0
5
0
0
0
0
4
0
0
0
0
DD
; suitable for applications using
IRQF
3
0
0
0
PTE3IF
ACK
2
0
0
0
PTE3IE
IMASK
1
0
0
IRQ Pin
IRQPD
MODE
Bit 0
0
0
185