mc68ec020 Freescale Semiconductor, Inc, mc68ec020 Datasheet - Page 195

no-image

mc68ec020

Manufacturer Part Number
mc68ec020
Description
Microprocessors
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc68ec020AA16
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68ec020AA16
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc68ec020AA25
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mc68ec020AA25
Quantity:
14
Company:
Part Number:
mc68ec020AA25
Quantity:
14
Part Number:
mc68ec020AA25R
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68ec020FG25
Manufacturer:
FREESCALE
Quantity:
8 831
Part Number:
mc68ec020FG25
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68ec020FG25
Manufacturer:
MOT
Quantity:
11
Part Number:
mc68ec020FG25
Manufacturer:
MOTOROL
Quantity:
20 000
Part Number:
mc68ec020RP16
Manufacturer:
PHILIPS
Quantity:
49
Part Number:
mc68ec020RP16
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
mc68ec020RP25
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
The D/A bit specifies whether the primitive transfers an address or data register. D/A = 0
indicates a data register, and D/A = 1 indicates an address register. The register field
contains the register number.
If DR = 0, the main processor writes the long-word operand in the specified register to the
operand CIR. If DR = 1, the main processor reads a long-word operand from the operand
CIR and transfers it to the specified data or address register.
7.4.14 Transfer Main Processor Control Register Primitive
The transfer main processor control register primitive transfers a long-word operand
between one of its control registers and the coprocessor. This primitive applies to general
and conditional category instructions. Figure 7-34 shows the format of the transfer main
processor control register primitive.
The transfer main processor control register primitive uses the CA, PC, and DR bits as
described in 7.4.2 Coprocessor Response Primitive General Format. If the
coprocessor issues this primitive with CA = 0 during a conditional category instruction, the
main processor initiates protocol violation exception processing.
When the main processor receives this primitive, it reads a control register select code
from the register select CIR. This code determines which main processor control register
is transferred. Table 7-5 lists the valid control register select codes. If the control register
select code is not valid, the MC68020/EC020 initiates protocol violation exception
processing (refer to 7.5.2.1 Protocol Violations).
7-42
Figure 7-34. Transfer Main Processor Control Register Primitive Format
15
CA
PC
14
DR
13
12
All other codes cause a protocol violation exception.
0
Select Code
Table 7-5. Main Processor Control
11
1
$x000
$x001
$x002
$x800
$x801
$x802
$x803
$x804
10
1
Register Select Codes
M68020 USER’S MANUAL
9
0
8
1
Control Register
7
0
CACR
CAAR
MSP
SFC
DFC
USP
VBR
ISP
6
0
5
0
4
0
3
0
2
0
1
0
0
MOTOROLA
0

Related parts for mc68ec020