mc68ec020 Freescale Semiconductor, Inc, mc68ec020 Datasheet - Page 217

no-image

mc68ec020

Manufacturer Part Number
mc68ec020
Description
Microprocessors
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc68ec020AA16
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68ec020AA16
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc68ec020AA25
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mc68ec020AA25
Quantity:
14
Company:
Part Number:
mc68ec020AA25
Quantity:
14
Part Number:
mc68ec020AA25R
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68ec020FG25
Manufacturer:
FREESCALE
Quantity:
8 831
Part Number:
mc68ec020FG25
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68ec020FG25
Manufacturer:
MOT
Quantity:
11
Part Number:
mc68ec020FG25
Manufacturer:
MOTOROL
Quantity:
20 000
Part Number:
mc68ec020RP16
Manufacturer:
PHILIPS
Quantity:
49
Part Number:
mc68ec020RP16
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
mc68ec020RP25
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
8.1.4 Instruction Execution Overlap
Overlap is the time, measured in clocks, when two instructions execute concurrently. In
Figure 8-1, instructions A and B execute concurrently, and the overlapped portion of
instruction B is absorbed in the instruction execution time of A (the previous instruction).
The overlap time is deducted from the execution time of instruction B. Similarly, there is an
overlap period between instruction B and instruction C, which reduces the attributed
execution time for C.
The execution time attributed to instructions A, B, and C (after considering the overlap) is
depicted in Figure 8-2.
It is possible that the execution time of an instruction will be absorbed by the overlap with
a previous instruction for a net execution time of zero clocks.
Because of this overlap, a NOP is required between a write to a peripheral to clear an
interrupt request and a subsequent MOVE to SR instruction to lower the interrupt mask
level. Otherwise, the MOVE to SR instruction may complete before the write is
accomplished, and a new interrupt exception will be generated for an old interrupt request.
MOTOROLA
Figure 8-2. Instruction Execution for Instruction Timing Purposes
INSTRUCTION A
INSTRUCTION A
Figure 8-1. Concurrent Instruction Execution
INSTRUCTION A)
(ABSORBED BY
OVERLAP
OVERLAP
PERIOD
M68020 USER’S MANUAL
INSTRUCTION B
INSTRUCTION B
INSTRUCTION B)
(ABSORBED BY
OVERLAP
OVERLAP
PERIOD
INSTRUCTION C
INSTRUCTION C
8-3

Related parts for mc68ec020