mc68ec020 Freescale Semiconductor, Inc, mc68ec020 Datasheet - Page 90

• Manufacturer Part Number: mc68ec020
• Description: Microprocessors
• Manufacturer: Freescale Semiconductor, Inc

State 5
Idle States
State 6
State 7
State 8
MOTOROLA
MC68020—The processor negates AS, DS, and DBEN during S5. If more than one read
MC68EC020—The processor negates AS, DS, and DBEN during S5. If more than one
MC68020/EC020—The processor does not assert any new control signals during the
MC68020—The processor asserts ECS and OCS in S6 to indicate that another external
MC68EC020—During S6, the processor drives R/W low for a write cycle. Depending on
MC68020—During S7, the processor asserts AS, indicating that the address on the
MC68EC020—During S7, the processor asserts AS, indicating that the address on the
MC68020/EC020—During S8, the processor places the data to be written onto the data
cycle is required to read in the operand(s), S0–S5 are repeated for each read cycle.
When the read cycle(s) are complete, the processor holds the address, R/W , and
FC2–FC0 valid in preparation for the write portion of the cycle.
The external device keeps its data and DSACK1/DSACK0 signals asserted until it
detects the negation of AS or DS (whichever it detects first). The device must remove
the data and negate DSACK1/DSACK0 within approximately one clock period after
sensing the negation of AS or DS. DSACK1/DSACK0 signals that remain asserted
beyond this limit may be prematurely detected for the next portion of the operation.
read cycle is required to read in the operand(s), S0–S5 are repeated for each read
cycle. When the read cycle(s) is complete, the processor holds the address, R/W, and
FC2–FC0 valid in preparation for the write portion of the cycle.
The external device keeps its data and DSACK1/DSACK0 signals asserted until it
detects the negation of AS or DS (whichever it detects first). The device must remove
the data and negate DSACK1/DSACK0 within approximately one clock period after
sensing the negation of AS or DS. DSACK1/DSACK0 signals that remain asserted
beyond this limit may be prematurely detected for the next portion of the operation.
idle states, but it may internally begin the modify portion of the cycle at this time. S6–
S11 are omitted if no write cycle is required. If a write cycle is required, the R/W signal
remains in the read mode until S6 to prevent bus conflicts with the preceding read
portion of the cycle; the data bus is not driven until S8.
cycle is beginning. The processor drives R/W low for a write cycle. Depending on the
write operation to be performed, the address lines may change during S6.
the write operation to be performed, the address lines may change during S6.
address bus is valid. The processor also asserts DBEN, which can be used to enable
data buffers. In addition, ECS (and OCS, if asserted) is negated during S7.
address bus is valid.
bus.
M68020 USER’S MANUAL
5-43