mpc8378 Freescale Semiconductor, Inc, mpc8378 Datasheet - Page 85

no-image

mpc8378

Manufacturer Part Number
mpc8378
Description
Powerquicc Ii Pro Processor
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mpc8378CVRAGD
Manufacturer:
FREESCAL
Quantity:
210
Part Number:
mpc8378CVRAGD
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mpc8378CVRAGDA
Manufacturer:
FREESCAL
Quantity:
560
Part Number:
mpc8378CVRAGDA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8378CVRAGDA
Quantity:
820
Part Number:
mpc8378CVRAJF
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mpc8378CVRALG
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mpc8378CVRALGA
Manufacturer:
FREESCAL
Quantity:
284
Part Number:
mpc8378CVRALGA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mpc8378CVRANGA
Quantity:
25
Company:
Part Number:
mpc8378CVRANGA
Quantity:
19
Company:
Part Number:
mpc8378CVRANGA
Quantity:
19
Part Number:
mpc8378ECVRALG
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
mpc8378ECVRANGA
Manufacturer:
MAXIM
Quantity:
47
output driver features a 50-Ω termination resistor. It also assumes that the LVDS transmitter establishes its
own common mode level without relying on the receiver or other external component.
Figure 58
Since LVPECL driver’s DC levels (both common mode voltages and output swing) are incompatible with
device SerDes reference clock input’s DC requirement, AC-coupling has to be used.
that the LVPECL clock driver’s output impedance is 50 Ω. R1 is used to DC-bias the LVPECL outputs
prior to AC-coupling. Its value could be ranged from 140 Ω to 240 Ω depending on clock driver vendor’s
requirement. R2 is used together with the SerDes reference clock receiver’s 50 Ω termination resistor to
attenuate the LVPECL output’s differential peak level such that it meets the device SerDes reference
clock’s differential input amplitude requirement (between 200 mV and 800 mV differential peak). For
example, if the LVPECL output’s differential peak is 900 mV and the desired SerDes reference clock input
amplitude is selected as 600 mV, the attenuation factor is 0.67, which requires R2 = 25 Ω. Please consult
Freescale Semiconductor
LVDS CLK Driver Chip
Clock Driver
Clock Driver
Figure 57. AC-Coupled Differential Connection with LVDS Clock Driver (Reference Only)
shows the SerDes reference clock connection reference circuits for LVPECL type clock driver.
CLK_Out
CLK_Out
MPC8377E PowerQUICC II Pro Processor Hardware Specifications, Rev. 3
10 nF
10 nF
100 Ω differential PWB trace
SD n _REF_CLK
SD n _REF_CLK
50 Ω
High-Speed Serial Interfaces (HSSI)
50
Ω
Figure 58
MPC8377E
SerDes Refer.
CLK Receiver
assumes
85

Related parts for mpc8378