lan9311 Standard Microsystems Corp., lan9311 Datasheet - Page 183

• Manufacturer Part Number: lan9311
• Description: Lan9311/lan9311i Two Port 10/100 Managed Ethernet Switch With 16-bit Non-pci Cpu Interface
• Manufacturer: Standard Microsystems Corp.

Two Port 10/100 Managed Ethernet Switch with 16-Bit Non-PCI CPU Interface
Datasheet
SMSC LAN9311/LAN9311i
14.2.2.2
31:16
BITS
13:3
15
14
2
1
0
RESERVED
Force TX Status Discard (TXS_DUMP)
When a 1 is written to this bit, the TX Status FIFO is cleared of all pending
status DWORD’s and the TX status pointers are cleared to zero.
Force TX Data Discard (TXD_DUMP)
When a 1 is written to this bit, the TX Data FIFO is cleared of all pending
data and the TX data pointers are cleared to zero.
RESERVED
TX Status Allow Overrun (TXSAO)
When this bit is cleared, Host MAC data transmission is suspended if the
TX Status FIFO becomes full. Setting this bit high allows the transmitter to
continue operation with a full TX Status FIFO.
Note:
Transmitter Enable (TX_ON)
When this bit is set, the Host MAC transmitter is enabled. Any data in the
TX Data FIFO will be sent. This bit is cleared automatically when the
STOP_TX bit is set and the transmitter is halted.
Stop Transmitter (STOP_TX)
When this bit is set, the Host MAC transmitter will finish the current frame,
and will then stop transmitting. When the transmitter has stopped this bit will
clear. All writes to this bit are ignored while this bit is high.
Transmit Configuration Register (TX_CFG)
This register controls the Host MAC transmit functions.
This bit does not affect the operation of the
Interrupt
Offset:
(TSFF).
070h
DESCRIPTION
DATASHEET
183
Size:
TX Status FIFO Full
32 bits
TYPE
R/W
R/W
R/W
WO
WO
RO
RO
SC
SC
SC
Revision 1.2 (04-08-08)
DEFAULT
0b
0b
0b
0b
0b
-
-