c8051t617 Silicon Laboratories, c8051t617 Datasheet - Page 178

• Manufacturer Part Number: c8051t617
• Description: Mixed Signal Byte-programmable Eprom Mcu
• Manufacturer: Silicon Laboratories

C8051T610/1/2/3/4/5/6/7
SFR Definition 18.7. TH1: Timer 1 High Byte
18.2. Timer 2
Timer 2 is a 16-bit timer formed by two 8-bit SFRs: TMR2L (low byte) and TMR2H (high byte). Timer 2 may
operate in 16-bit auto-reload mode or (split) 8-bit auto-reload mode. The T2SPLIT bit (TMR2CN.3) defines
the Timer 2 operation mode.
Timer 2 may be clocked by the system clock, the system clock divided by 12, or the external oscillator
source divided by 8. The external clock mode is ideal for real-time clock (RTC) functionality, where the
internal oscillator drives the system clock while Timer 2 (and/or the PCA) is clocked by an external preci-
sion oscillator. Note that the external oscillator source divided by 8 is synchronized with the system clock.
18.2.1. 16-bit Timer with Auto-Reload
When T2SPLIT (TMR2CN.3) is zero, Timer 2 operates as a 16-bit timer with auto-reload. Timer 2 can be
clocked by SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. As the
16-bit timer register increments and overflows from 0xFFFF to 0x0000, the 16-bit value in the Timer 2
reload registers (TMR2RLH and TMR2RLL) is loaded into the Timer 2 register as shown in Figure 18.4,
and the Timer 2 High Byte Overflow Flag (TMR2CN.7) is set. If Timer 2 interrupts are enabled (if IE.5 is
set), an interrupt will be generated on each Timer 2 overflow. Additionally, if Timer 2 interrupts are enabled
and the TF2LEN bit is set (TMR2CN.5), an interrupt will be generated each time the lower 8 bits (TMR2L)
overflow from 0xFF to 0x00.
178
External Clock / 8
Bits 7–0: TH1: Timer 1 High Byte.
SYSCLK / 12
R/W
Bit7
SYSCLK
The TH1 register is the high byte of the 16-bit Timer 1.
T2XCLK
R/W
Bit6
0
1
Figure 18.4. Timer 2 16-Bit Mode Block Diagram
T
M
H
3
T
M
3
L
CKCON
M
T
H
2
M
T
2
L
0
1
R/W
Bit5
M
T
1
M
T
0
C
S
A
1
S
C
A
0
TR2
R/W
Bit4
TCLK
Rev. 0.3
Overflow
TMR2L
R/W
Bit3
TMR2RLL TMR2RLH
TMR2L
To SMBus
TMR2H
R/W
Bit2
Reload
R/W
Bit1
To ADC,
SMBus
T2SPLIT
TF2LEN
T2XCLK
TF2H
TF2L
TR2
R/W
Bit0
SFR Address:
00000000
Reset Value
0x8D
Interrupt