mc9s12xf512 Freescale Semiconductor, Inc, mc9s12xf512 Datasheet - Page 239

no-image

mc9s12xf512

Manufacturer Part Number
mc9s12xf512
Description
S12x Microcontrollers 16-bit Automotive Microcontroller
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc9s12xf512MLH
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s12xf512MLM
Manufacturer:
FREESCALE
Quantity:
201
Part Number:
mc9s12xf512MLM
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s12xf512MLM
Manufacturer:
FREESCALE/NXP
Quantity:
20 000
8.3.2.7
The FSTAT register reports the operational status of the Flash module.
1. Reset value can deviate from the value shown if a double bit fault is detected during the reset sequence (see
CCIF, ACCERR, and FPVIOL bits are readable and writable, MGBUSY and MGSTAT bits are readable
but not writable, while remaining bits read 0 and are not writable.
Freescale Semiconductor
ERSVIE1
ERSVIE0
Offset Module Base + 0x0006
DFDIE
Reset
SFDIE
Field
3
2
1
0
W
R
CCIF
EEE Error Type 1 Interrupt Enable — The ERSVIE1 bit controls interrupt generation when a change state error
is detected during an EEE operation.
0 ERSVIF1 interrupt disabled
1 An interrupt will be requested whenever the ERSVIF1 flag is set (see
EEE Error Type 0 Interrupt Enable — The ERSVIE0 bit controls interrupt generation when a sector format error
is detected during an EEE operation.
0 ERSVIF0 interrupt disabled
1 An interrupt will be requested whenever the ERSVIF0 flag is set (see
Double Bit Fault Detect Interrupt Enable — The DFDIE bit controls interrupt generation when a double bit fault
is detected during a Flash block read operation.
0 DFDIF interrupt disabled
1 An interrupt will be requested whenever the DFDIF flag is set (see
Single Bit Fault Detect Interrupt Enable — The SFDIE bit controls interrupt generation when a single bit fault
is detected during a Flash block read operation.
0 SFDIF interrupt disabled whenever the SFDIF flag is set (see
1 An interrupt will be requested whenever the SFDIF flag is set (see
Flash Status Register (FSTAT)
1
7
= Unimplemented or Reserved
0
0
6
Table 8-16. FERCNFG Field Descriptions (continued)
MC9S12XF - Family Reference Manual, Rev.1.19
Figure 8-11. Flash Status Register (FSTAT)
ACCERR
0
5
FPVIOL
0
4
Description
MGBUSY
Chapter 8 256 KByte Flash Module (S12XFTM256K2XFV1)
0
3
Section
Section
Section
Section
Section
RSVD
8.3.2.8)
0
2
8.3.2.8)
8.3.2.8)
8.3.2.8)
8.3.2.8)
0
1
(1)
MGSTAT[1:0]
Section
0
0
1
8.6).
239

Related parts for mc9s12xf512