xr17v254 Exar Corporation, xr17v254 Datasheet - Page 7
![no-image](/images/manufacturer_photos/0/2/243/exar_corporation_sml.jpg)
xr17v254
Manufacturer Part Number
xr17v254
Description
66mhz Pci Bus Quad Uart With Power Management Support
Manufacturer
Exar Corporation
Datasheet
1.XR17V254.pdf
(70 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
xr17v254IV-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr17v254IV-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
REV. 1.0.0
FUNCTIONAL DESCRIPTION
The XR17V254 (V254) consists of four enhanced 16550 UARTs with a conventional PCI interface and a non-
volatile memory interface for PCI plug-and-play auto-configuration. The PCI local bus is a synchronous timing
bus where all bus transactions are associated with the bus clock. The V254 supports 66MHz clock and 32-bit
wide read and write data transfer operations including data burst mode through the PCI interface. Read and
write data operations may be in byte, word or double-word (DWORD) format. The device consists of three sets
of registers:
•
•
•
Each UART channel has 64-byte FIFOs, automatic RTS/CTS or DTR/DSR hardware flow control with
hysteresis control, automatic Xon/Xoff software flow control, programmable transmit and receive FIFO trigger
level, FIFO level counters, infrared encoder and decoder (IrDA ver. 1.0), and a programmable fractional baud
rate generator with a prescaler of 1X or 4X, and data rate up to 6.25 Mbps at 8X sampling clock. The
XR17V254 is available in a 144-pin LQFP (20x20x1.4mm) industrial grade package.
PCI L
This is the host interface and it meets the PCI local bus specification revision 3.0. The PCI local bus operations
are synchronous, where each transaction is associated to the bus clock. The V254 can operate with the bus
clock of up to a 66.67MHz. Data transfers operation can be formatted in 8-bit, 16-bit, 24-bit or 32-bit wide. With
32-bit data operations, it pushes the data transfer rate on the bus up to 264 MByte/sec. This increases the
overall system’s communication performance up to 32 times better than the 8-bit ISA bus. See PCI local bus
specification revision 3.0 for bus operation details.
PCI L
A set of PCI local bus configuration space register is provided. These registers provide the PCI local bus
operating system with the card’s vendor ID, device ID, sub-vendor ID, product model number, and resources
and capabilities. The PCI local bus operating system collects this data from all the cards on the bus during the
auto configuration phase that follows immediately after a power up or system reset/reboot. After it has sorted
out all devices on the bus, it defines and download the operating conditions to the cards. One of the definitions
is the base address loaded into the Base Address Register (BAR) where the card will be operating in the PCI
local bus memory space. All this is described in more detail in
CONFIGURATION SPACE REGISTERS” on page
P
This set of registers is a continuation of the Configuration Space and provides status and control of Power
Management functions of the V254. The Power Management Capabilities (PMC) register and the Power
Management Control/Status Register (PMCSR) are implemented.
Registers” on page 10
device.
EEPROM I
An external 93C46 EEPROM is used to store 8 words of information. Details of this information can be found in
“Section 1.4, EEPROM Interface” on page
configuration of the PCI local bus. These data provide automatic hardware installation onto the PCI bus. The
EEPROM interface consists of 4 signals, EEDI, EEDO, EECS, and EECK. The EEPROM is not needed when
auto configuration is not required in the application. However, if your design requires non-volatile memory for
other purpose, it is possible to store and retrieve data on the EEPROM through a special PCI device
configuration register. See application note DAN112 for its programming details.
OWER
PCI local bus configuration registers for PCI auto configuration
32-bit global device configuration registers for overall control and monitoring of the 4 UART channels.
A combination set of the 16C550 compatible registers and enhanced registers in each of the individual UART
channel, for control, status, and byte wide data transfer
OCAL
OCAL
M
ANAGEMENT
NTERFACE
B
B
US
US
I
C
NTERFACE
ONFIGURATION
R
EGISTERS
describes these registers and details how Power Management is implemented in the
S
66MHZ PCI BUS QUAD UART WITH POWER MANAGEMENT SUPPORT
PACE
R
EGISTERS
13. This information is only used with the plug-and-play auto
8.
7
“Section 1.2, Power Management
“Section 1.1, PCI LOCAL BUS
XR17V254