r8a66597 Renesas Electronics Corporation., r8a66597 Datasheet - Page 28

no-image

r8a66597

Manufacturer Part Number
r8a66597
Description
Assp Usb2.0 2 Port Host/1 Port Peripheral Controller
Manufacturer
Renesas Electronics Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
r8a66597BG
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
r8a66597BG
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
r8a66597BG#DF1S
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
r8a66597FP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
r8a66597FP#RF1S
Quantity:
2 172
Company:
Part Number:
r8a66597FP#RF1S
Quantity:
2 976
Part Number:
r8a66597FPRF1S
Manufacturer:
CYPRESS
Quantity:
9 103
R8A66597FP/DFP/BG
2.5.1
2.5.2
2.5.3
2.5.4
(WKUP)
2.5.5
2.5.6
R e v 1 . 0 1
HNP (Host Negotiation Protocol) B-Device Transition Control Bit (HNPBTOA)
When using the controller as the On-The-Go (OTG) B-Device, set this bit to “1” during the HNP switch from Peripheral
to Host.
When this bit is “1”, the controller’s internal peripheral control circuit holds the suspend status until the HNP process is
completed, regardless of “DPRPU=0” or “DCFM=1” software settings. In addition, the Resume (RESM) interrupt will not
be generated even if a falling edge is detected on the D+ signal.
Only program this bit to “1” while operating the controller as an OTG B-Device and the Peripheral Controller Function is
in the suspend status.
EXTLP0 Pin Output Control Bit (EXTLP0)
If “1” is written to this bit, the controller outputs High from the EXTLP0 pin. If "0" is writthen to the bit, it outputs Low.
VBOUT Pin Output Control Bit (VBOUT0)
If “1” is written to this bit, the controller outputs High from the VBOUT0 pin. If "0" is writthen to the bit, it outputs Low.
Remote wakeup (resume signal output) enabled/disabled bit for the Peripheral Controller function
If "1" is written to this bit while selecting the Peripheral Controller function, the controller outputs the remote wakeup
signal to the Port0 USB bus. The controller manages the output time of the remote wakeup signal. If the software
writes "1" to the WKUP bit, the controller outputs a "K-State" of 10ms and then changes the setting to "WKUP=0".
According to the USB Specification Revision 2.0, the USB bus idle status should be maintained for at least 5ms until
the remote wakeup signal is sent. Therefore, the controller outputs a K-State after waiting for 2ms, although "WKUP=1"
is written immediately after detecting the suspend status.
Write "1" to the WKUP bit only when the device state is suspend ("DVSQ=1xx") and when the remote wakeup is
enabled from the USB Host. Do not stop the internal clock when "1" is written to the WKUP bit, irrespective of the
suspend status (write "WKUP=1" in the "SCKE=1" status).
Port0 remote wakeup detection disabled/enabled bit for the Host Controller function (RWUPE)
If "1" is written to this bit while selecting the Host Controller function, the controller detects the remote wakeup signal
(K-State during 2.5µs) from the Peripheral device connected to the port and executes the resume process (K-State
drive). When "0" is written to this bit, the controller ignores the remote wakeup signal (K-State) from the Peripheral
device connected to the port, irrespective of detecting it.
When "1" is written to this bit, do not stop the internal clock even if it is in suspend status (keep in "SCKE=1" status).
Do not reset the USB bus (write "USBRST=1") in suspend status. This is disabled in the USB Specification Revision
2.0.
Port0 USB bus reset output disabled/enabled bit for Host Controller function (USBRST)
If writing "1" to this bit while selecting the Host Controller function, the controller drives the port SE0 drive and executes
the USB bus reset process. In this case, if the HSE bit compatible to Port0 is "1", execute the reset handshake protocol.
This controller continues with the SE0 output when "USBRST=1" (until the software writes "USBRST=0"). While
"USBRST=1" (USB bus reset time), write the time based on the USB Specification Revision 2.0.
The USB bus is not reset until this controller changes to "UACT=0" and "RESUME=0" when "1" is written to this bit in
("UACT=1") communicate or ("RESUME=1") resume status.
Write "1" to the UACT bit simultaneously with the USB bus reset termination (write "USBRST=0").
O c t 1 7 , 2 0 0 8
p a g e 2 8 o f 1 8 3

Related parts for r8a66597