ST72521 STMICROELECTRONICS [STMicroelectronics], ST72521 Datasheet - Page 24

no-image

ST72521

Manufacturer Part Number
ST72521
Description
8-BIT MCU WITH NESTED INTERRUPTS, FLASH, 10-BIT ADC, FIVE TIMERS, SPI, SCI, I2C, CAN INTERFACE
Manufacturer
STMICROELECTRONICS [STMicroelectronics]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST72521/MSE
Manufacturer:
ST
0
Part Number:
ST72521/SAK
Manufacturer:
ST
0
Part Number:
ST72521B/MMC
Manufacturer:
ST
0
Part Number:
ST72521B/MNO
Manufacturer:
ST
0
Part Number:
ST72521B/MXK
Manufacturer:
ST
0
Part Number:
ST72521BTC
Manufacturer:
ST
Quantity:
11 000
ST72521
6 SUPPLY, RESET AND CLOCK MANAGEMENT
The device includes a range of utility features for
securing the application in critical situations (for
example in case of a power brown-out), and re-
ducing the number of external components. An
overview is shown in
For more details, refer to dedicated parametric
section.
Main features
Figure 10. Clock, Reset and Supply Block Diagram
24/211
Optional PLL for multiplying the frequency by 2
(not to be used with internal RC oscillator)
Reset Sequence Manager (RSM)
Multi-Oscillator Clock Management (MO)
– 5 Crystal/Ceramic resonator oscillators
– 1 Internal RC oscillator
System Integrity Management (SI)
– Main supply Low voltage detection (LVD)
– Auxiliary Voltage detector (AVD) with interrupt
– Clock Security System (CSS) with Clock Filter
RESET
OSC2
OSC1
capability for monitoring the main supply or
the EVD pin
and Backup Safe Oscillator (enabled by op-
V
V
EVD
SS
DD
Figure
OSCILLATOR
RESET SEQUENCE
MULTI-
(MO)
MANAGER
(RSM)
10.
f
OSC
(option)
PLL
f
OSC2
SICSR
AVD AVD AVD LVD
SYSTEM INTEGRITY MANAGEMENT
S
0
1
CLOCK SECURITY SYSTEM
IE
CLOCK
FILTER
6.1 PHASE LOCKED LOOP
If the clock frequency input to the PLL is in the
range 2 to 4 MHz, the PLL can be used to multiply
the frequency by two to obtain an f
MHz. The PLL is enabled by option byte. If the PLL
is disabled, then f
Caution: The PLL is not recommended for appli-
cations where timing accuracy is required. See
“PLL Characteristics” on page 176.
Figure 9. PLL Block Diagram
f
OSC
AVD Interrupt Request
AUXILIARY VOLTAGE
F
tion byte)
LOW VOLTAGE
(CSS)
RF
DETECTOR
DETECTOR
(AVD)
(LVD)
0
SAFE
OSC
PLL x 2
CSS
IE
/ 2
CSS Interrupt Request
OSC2 =
CSS
D
WDG
f
RF
OSC2
f
OSC
PLL OPTION BIT
/2.
CLOCK (MCC/RTC)
WITH REALTIME
0
1
TIMER (WDG)
CONTROLLER
MAIN CLOCK
WATCHDOG
OSC2
f
OSC2
of 4 to 8
f
CPU

Related parts for ST72521