mx98713 Macronix International Co., mx98713 Datasheet - Page 2
![no-image](/images/manufacturer_photos/0/4/406/macronix_international_co__sml.jpg)
mx98713
Manufacturer Part Number
mx98713
Description
100/10base Pci Mac Controller
Manufacturer
Macronix International Co.
Datasheet
1.MX98713.pdf
(32 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
mx98713FC
Manufacturer:
SMSE
Quantity:
3 000
INDEX
MX98713
2. GENERAL DESCRIPTION
The MX98713 PCI MAC ( PMAC ) device is an IEEE 802.3u Media Access Controller dedicated for PCI
interface and is designed to ease interfacing with CSMA/CD type local area networks, including
100Mbps-TX/FX/T4 Fast Ethernet, 10Mbps Thick Ethernet, Thin Ehternet and StarLAN with external network
transceivers and 10Mbps Twisted-pair Ethernet without external transceiver. High speed PCI bus master
interface is implemented to support 100Mbps fast Ethernet with fast packet buffer management. On-chip
control registers and PCI configuration registers provide interface to host system for automatic bus master
configuration and driver controls. As a PCI bus master, PMAC incorporates large on-chip FIFOs which provide
effective local packet buffers; therefore, no external local buffer memory is needed.
The PMAC device implements all Media Access Control (MAC) layer functions for transmission and reception
and Nway auto-negociation in accordance with the IEEE 802.3u standard. PMAC can be programmed to
support various level of interconnects. Supported interconnects include standard Media Independent Interface
(MII), 100BASE-TX Physical Coding Sublayer ( PCS ), NWAY Auto-negotiation for automatic speed
selection and a direct 10BASE Twisted pair media interface.
The MX98713 can operate in full-duplex or half-duplex mode. A packet buffer is located in the host memory
that is controlled by software driver for all incoming and outgoing packets. During reception, the PMAC stores
packets in the receive buffer area, then indicates receiving status and control information in the descriptor area.
This packet buffer is also used by transmission process which can transmit multiple packets from a single
transmit command. Minimum-sized back-to-back packets at full line speed with interframe gap (IPG) of 0.96us
in 100Mbps mode is effortless with the PMAC.
Fig. 1 depicts the MX98713 block diagram and its interface overview.
2