CY7C1480V33 Cypress Semiconductor, CY7C1480V33 Datasheet - Page 22

• Manufacturer Part Number: CY7C1480V33
• Description: (CY7C1480V33 / CY7C1482V33 / CY7C1486V33) 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM
• Manufacturer: Cypress Semiconductor

Document #: 38-05283 Rev. *C
Switching Waveforms
Read Cycle Timing
Note:
21. On this diagram, when CE is LOW: CE
Data Out (Q)
GW, BWE,
ADDRESS
ADSC
ADSP
BWx
ADV
CLK
OE
CE
t
ADS
t AS
t CES
[21]
A1
t
ADH
t AH
t CEH
t
CH
High-Z
t CYC
t WES
t
CL
Single READ
t CLZ
t WEH
t CO
1
is LOW, CE
t ADS
A2
Q(A1)
t ADH
t OEHZ
2
t ADVS
is HIGH and CE
t ADVH
t OELZ
t OEV
PRELIMINARY
Q(A2)
DON’T CARE
t DOH
3
t CO
is LOW. When CE is HIGH: CE
Q(A2 + 1)
ADV
suspends
burst.
UNDEFINED
Q(A2 + 2)
BURST READ
1
is HIGH or CE
Q(A2 + 3)
2
is LOW or CE
A3
Q(A2)
Burst continued with
new base address
Burst wraps around
to its initial state
CY7C1482V33
CY7C1486V33
CY7C1480V33
3
Q(A2 + 1)
is HIGH.
t CHZ
Deselect
cycle
Page 22 of 30