MK68564N-04 STMICROELECTRONICS [STMicroelectronics], MK68564N-04 Datasheet - Page 38

• Manufacturer Part Number: MK68564N-04
• Description: SERIAL INPUT OUTPUT
• Manufacturer: STMICROELECTRONICS [STMicroelectronics]

AC ELECTRICAL CHARACTERISTICS (continued)
(V
Not es : 1. This specification only applies if the SIO has completed all operations initiated by the previous bus cycle, when CS
38/46
Number
C C
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
= 5.0 VDC
10. System Clock.
11. Due to the dynamic nature of the internal data bus, if CS is held low for more than a few hundred milli seconds the
2. If IEI meets the setup time to the falling edge of CLK, 1 1/2 cycles following the clocking in of IACK.
3. No internal interrupt request pending at the start of an interrupt acknoledge cycle.
4. Time starts when first signal goes invalid (high).
5. If an internal interrupt is pending at the end of the interrupt acknoledge cycle.
6. If Note 2 timing is not met.
7. If this spec is met, the delay listed in Note 1 will be one CLK cycle instead of two.
8. Ready signals will be negated asynchronous to the CLK, if the condition causing the assertion of the signals is
9. If RxC and TxC are asynchronous to the System Clock, the maximum clock rate into RxC and TxC should be no
or IACK was asserted. Following a read, write, or interrupt acknoledge cycle, all operations are complete within two
CLK cycles after the rising edge of CS or IACK. If CS or IACK is asserted prior to the completion of the internal
operations, the new bus cycle will be postponed.
cleared.
more than one-fifth the System Clock rate. If RxC and TxC are synchronized to the falling edge of the System
Clock, the maximum clock rate into RxC and TxC can be one-fourth the System Clock rate.
CS HIGH TO DATA Out High Impedence
CS or IACK High to CLK Low
TxRDY or RxRDY Width Low
CLK High TxRDY or RxRDY Low
CLK High to TxRDY or RxRDY High
IACK High to CS Low or CS High to IACK Low
(not shown)
CTS, DCD, SYNC Pulse Width High
CTS, DCD, SYNC Pulse Width Low
TxC Period
TxC Width Low
TxC Width High
TxC Low to TxD Delay (X1 Mode)
TxC Low to INTR Low Delay
RxC Period
RxC Width Low
RxC Width High
RxD to RxC High Setup Time (X1 mode)
RxC High to RxD Hold Time (X1 mode)
RxC High to INTR Low Delay
RxC High to SYNC Low Delay (output modes)
RESET Low
XTAL 1 Width High (TTL in)
XTAL 1 Width Low (TTL in)
XTAL 1 Period (TTL in)
XTAL 1 Period (crystal in)
5%, GND = 0 VDC, T
Parameter
A
= 0 to 70 C)
1000
1000
Min.
100
200
200
140
100
100
180
180
180
180
250
250
50
10
5
0
4
1
4.0 M H z
Max.
2000
1000
120
300
300
300
DC
DC
DC
DC
DC
DC
13
3
9
7
Min.
140
100
200
200
800
180
180
800
180
180
200
200
50
10
80
80
5
1
0
4
5.0 MH z
Max.
2000
1000
300
300
300
DC
DC
DC
DC
DC
DC
90
13
3
9
7
CLK’s
CLK’s
CLK’s
CLK’s
Unit
CLK
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Notes
8, 10
10
10
10
10
7
1
9
9