ADAU1373BCBZ-RL AD [Analog Devices], ADAU1373BCBZ-RL Datasheet - Page 148

• Manufacturer Part Number: ADAU1373BCBZ-RL
• Description: Low Power Codec with Speaker and Headphone Amplifier
• Manufacturer: AD [Analog Devices]

ADAU1373
CLK1_OUTPUT_DIV REGISTER
Address: 0x41, Reset: 0x00, Name: CLK1_OUTPUT_DIV
Master Clock 1 Output Divider Control for PLLA
Table 94. Bit Descriptions for CLK1_OUTPUT_DIV
Bits
[7:6]
5
[4:0]
Bit Name
RESERVED
CLK1OEN
CLK1ODIV
Settings
00000
00001
00010
00011
00100
00101
00110
00111
01000
01001
01010
0
1
Description
Reserved.
CLK1 Output Enable. Output clock enable control.
CLK1 output disable (default)
CLK1 output enable
Output Clock 1 Divider. Output clock divider, settings 0 through 31.
Output Clock Divider P = 0
Output Clock Divider P = 1
Output Clock Divider P = 2
Output Clock Divider P = 3
Output Clock Divider P = 4
Output Clock Divider P = 5
Output Clock Divider P = 6
Output Clock Divider P = 7
Output Clock Divider P = 8
Output Clock Divider P = 9
Output Clock Divider P = 10
Rev. 0 | Page 148 of 296
Reset
0x0
0x0
0x00
Access
RW
RW
RW