PEB2085 SIEMENS [Siemens Semiconductor Group], PEB2085 Datasheet - Page 189

no-image

PEB2085

Manufacturer Part Number
PEB2085
Description
ISDN SubscribernAccess Controller
Manufacturer
SIEMENS [Siemens Semiconductor Group]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB2085-P
Manufacturer:
SIEMENS/西门子
Quantity:
20 000
Part Number:
PEB2085N
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
PEB2085N
Manufacturer:
ALLEGRO
Quantity:
5 510
Part Number:
PEB2085N
Manufacturer:
LNFINEON
Quantity:
20 000
Part Number:
PEB2085N V2.3
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEB2085NV1.1
Manufacturer:
PHI
Quantity:
399
Part Number:
PEB2085NV1.1
Manufacturer:
SIE
Quantity:
1 000
Part Number:
PEB2085NV1.1
Manufacturer:
SIE
Quantity:
20 000
Part Number:
PEB2085NV2.3
Manufacturer:
SIEMENS
Quantity:
5 967
Part Number:
PEB2085NV2.3
Manufacturer:
SIE
Quantity:
1 000
Part Number:
PEB2085NV2.3
Manufacturer:
SIEMENS/西门子
Quantity:
20 000
Part Number:
PEB2085P
Quantity:
41
Part Number:
PEB2085P
Manufacturer:
SIEMENS
Quantity:
1 000
by RMC, the corresponding interrupt will be generated only when RMC has been issued. When
RME has been indicated, bits 0-4 of the RBCL register represent the number of bytes stored
in the RFIFO. Bits 7-5 of RBCL and bits 0 to 3 of RBCH indicate the total number of 32-byte
blocks which where stored until the reception of the remainder block.
The contents of RBCL, RBCH and RSTA registers are valid only after the occurrence of the
RME interrupt, and remain valid until the microprocessor issues an acknowledgement (RMC).
The contents of RHCR and/or SAPR, also remain valid until acknowledgement.
If a frame could not be stored due to a full RFIFO, the microcontroller is informed of this via the
Receive Frame Overflow interrupt (RFO)
3.4.2
After the XFIFO status has been checked by polling the Transmit FIFO Write Enable (XFW) bit
or after a Transmit Pool Ready (XPR) interrupt, up to 32 bytes may be entered in XFIFO.
Transmission of an HDLC frame is started when a transmit command (see table 17) is issued.
The opening flag is generated automatically. In the case of an auto mode transmission (XIF or
XIFC), the control field is also generated by the ISAC-S, and the contents of register XAD1
(and, for LAPD, XAD2) are transmitted as the address, as shown in figure 81.
Figure 81
Transmit Data Flow
Semiconductor Group
HDLC Frame
Transmit I-Frame
(XIF)
Auto Mode, 8-Bit Addr.
Transmit I-Frame
(XIF)
Auto Mode,
Transmit Transparent
Frame (XTF)
All Modes
-
HDLC Frame Transmission
16-Bit Addr.
Note: Length of Control Field is b or 16
Description of Symbols:
Flag
Flag
Flag
Flag
XAD1
Generated automatically by
Written initially by CPU
Loaded (repeatedly)
request
Address
XAD1
XAD2
(XPR Interrupt)
189
Control
Control
Control
XFIFO
by CPU upon
(Info Register)
Bit
ISAC -S
Information
XFIFO
XFIFO
R
ISAC -S
R
Operational Description
CRC
CRC
CRC
CRC
Flag
Flag
Flag
Flag
ITD02341

Related parts for PEB2085