PEB2085 SIEMENS [Siemens Semiconductor Group], PEB2085 Datasheet - Page 233

no-image

PEB2085

Manufacturer Part Number
PEB2085
Description
ISDN SubscribernAccess Controller
Manufacturer
SIEMENS [Siemens Semiconductor Group]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB2085-P
Manufacturer:
SIEMENS/西门子
Quantity:
20 000
Part Number:
PEB2085N
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
PEB2085N
Manufacturer:
ALLEGRO
Quantity:
5 510
Part Number:
PEB2085N
Manufacturer:
LNFINEON
Quantity:
20 000
Part Number:
PEB2085N V2.3
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEB2085NV1.1
Manufacturer:
PHI
Quantity:
399
Part Number:
PEB2085NV1.1
Manufacturer:
SIE
Quantity:
1 000
Part Number:
PEB2085NV1.1
Manufacturer:
SIE
Quantity:
20 000
Part Number:
PEB2085NV2.3
Manufacturer:
SIEMENS
Quantity:
5 967
Part Number:
PEB2085NV2.3
Manufacturer:
SIE
Quantity:
1 000
Part Number:
PEB2085NV2.3
Manufacturer:
SIEMENS/西门子
Quantity:
20 000
Part Number:
PEB2085P
Quantity:
41
Part Number:
PEB2085P
Manufacturer:
SIEMENS
Quantity:
1 000
BAC
Note:
CODX0 C/I Code 0 Transmit
4.3.4
4.3.5
4.3.6
Semiconductor Group
1:
Bus Access Control
Only valid if the TIC-bus feature is enabled (MODE:DIM2-0).
If this bit is set, the ISAC-S will try to access the TIC-bus to occupy the C/I channel
even if no D channel frame has to be transmitted. It should be reset when the access
has been completed to grant a similar access to other devices transmitting in that IOM
channel.
Access is always granted by default to the ISAC-S/ICC with TIC bus address
(TBA2-0, STCR register) "7", which has the lowest priority in a bus configuration.
Code to be transmitted in the C/I channel / C/I channel 0.
(refer to chapter 3.3.2)
7
Contains the MONITOR data received in IOM MONITOR channel/
MONITOR channel 0 according to the MONITOR channel protocol.
7
Contains the MONITOR data to be transmitted in IOM MONITOR channel/
MONITOR channel 0 according to the MONITOR channel protocol.
MONITOR Receive Channel 0
MONITOR Transmit Channel 0
Command/Indication Receive 1
Watchdog Timer
The expiration of the watchdog timer generates a reset pulse.
The watchdog timer will be reset and restarted, when two specific bit
combinations are written in the ADF1 register within the time period of 128 ms
(see also ADF1 register description).
After a reset pulse generated by the ISAC-S and the corresponding interrupt
(WOV, SAW or CISQ) the actual reset source can be read from the ISTA and
EXIR register.
233
MOR0
MOX0
CIR1
Read
Write
Read
Register Description
Address 32
Address 32
Address 33
0
0
H
H
H

Related parts for PEB2085