PEB2085 SIEMENS [Siemens Semiconductor Group], PEB2085 Datasheet - Page 230

no-image

PEB2085

Manufacturer Part Number
PEB2085
Description
ISDN SubscribernAccess Controller
Manufacturer
SIEMENS [Siemens Semiconductor Group]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB2085-P
Manufacturer:
SIEMENS/西门子
Quantity:
20 000
Part Number:
PEB2085N
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
PEB2085N
Manufacturer:
ALLEGRO
Quantity:
5 510
Part Number:
PEB2085N
Manufacturer:
LNFINEON
Quantity:
20 000
Part Number:
PEB2085N V2.3
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEB2085NV1.1
Manufacturer:
PHI
Quantity:
399
Part Number:
PEB2085NV1.1
Manufacturer:
SIE
Quantity:
1 000
Part Number:
PEB2085NV1.1
Manufacturer:
SIE
Quantity:
20 000
Part Number:
PEB2085NV2.3
Manufacturer:
SIEMENS
Quantity:
5 967
Part Number:
PEB2085NV2.3
Manufacturer:
SIE
Quantity:
1 000
Part Number:
PEB2085NV2.3
Manufacturer:
SIEMENS/西门子
Quantity:
20 000
Part Number:
PEB2085P
Quantity:
41
Part Number:
PEB2085P
Manufacturer:
SIEMENS
Quantity:
1 000
4.3
The following register description is only valid if IOM-2 is selected (ADF2:IMS-1).
For IOM-1 mode refer to chapter 4.2.
4.3.1
Value after reset:
Important Note
SPU
SPM
TLP
Semiconductor Group
7
Software Power Up.
Used in TE mode only.
If SQXR:CFS = 1, before activating the ISDN S-interface in TE mode the SPU and
SQXR:IDC bits have to be set to "1" and then cleared again:
After a subsequent CISQ interrupt (C/I code change; ISTA) and reception of the C/I
code "PU" (Power Up indication in TE mode) the reaction of the processor would be:
Serial Port Timing Mode;
0: Terminal mode; all three channels of the IOM-2 interface are used
1: Non-terminal mode; the programmed IOM channel (ADF1:CSEL2-0) is used
Test Loop
When set to 1 the IDP1 and IDP0 lines are internally connected together,
and the times T1 and T2 are reduced (cf. TIMR).
Special Purpose Registers: IOM
Serial Port Control Register
SPU
to write an Activate Request command as C/I code in the CIX0 register.
to reset the SPU and SQXR:IDC bits and wait for the following CISQ interrupt.
application: TE mode
applications: LT-T, LT-S modes (8 channels structure IOM-2)
After a hardware reset the pins SDAX/SDS1 and SCA/FSD/SDS2 are both
"low" and have the functions of SDS1 and SDS2 in terminal timing mode
(since SPM = 0), respectively, until the SPCR is written to for the first time.
From that moment on, the function taken on by these pins depends on the
state of the IOM Mode Select bit IMS (ADF2 register).
00
0
H
SPM
TLP
®
230
-2 Mode
C1C1
spcr
C1C0
Read/Write Address 30
C2C1
Register Description
C2C0
0
H

Related parts for PEB2085