MC68HC912D60A MOTOROLA [Motorola, Inc], MC68HC912D60A Datasheet - Page 170

• Manufacturer Part Number: MC68HC912D60A
• Description: Microcontrollers
• Manufacturer: MOTOROLA [Motorola, Inc]

Clock Functions
COPCTL — COP Control Register
Technical Data
170
RESET:
RESET:
CME
Bit 7
NOTE:
0/1
0/1
FCME
6
0
0
CME — Clock Monitor Enable
The VDDPLL-dependent reset operation is not implemented on first
pass products.
In this case the state of CME on reset is 0.
FCME — Force Clock Monitor Enable
Read and write anytime.
If FCME is set, this bit has no meaning nor effect.
On reset
Write once in normal modes, anytime in special modes. Read
anytime.
In normal modes, when this bit is set, the clock monitor function
cannot be disabled until a reset occurs.
See
Freescale Semiconductor, Inc.
For More Information On This Product,
0 = Clock monitor is disabled. Slow clocks and stop instruction may
1 = Slow or stopped clocks (including the stop instruction) will
0 = Clock monitor follows the state of the CME bit.
1 = Slow or stopped clocks will cause a clock reset sequence or
FCMCOP
Limp-Home and Fast STOP Recovery
5
0
0
be used.
cause a clock reset sequence or limp-home mode. See
Home and Fast STOP Recovery
CME is 1 if VDDPLL is high
CME is 0 if VDDPLL is low.
limp-home mode.
Go to: www.freescale.com
WCOP
Clock Functions
4
0
0
DISR
3
0
1
CR2
2
1
1
modes.
CR1
modes.
MC68HC912D60A — Rev 3.0
1
1
1
Bit 0
CR0
1
1
MOTOROLA
Normal
Special
Limp-
$0016