HYB18H1G321AF QIMONDA [Qimonda AG], HYB18H1G321AF Datasheet - Page 29

no-image

HYB18H1G321AF

Manufacturer Part Number
HYB18H1G321AF
Description
GDDR3 Graphics RAM 1-Gbit GDDR3 Graphics RAM
Manufacturer
QIMONDA [Qimonda AG]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HYB18H1G321AF-10
Manufacturer:
QIMONDA
Quantity:
20 000
Part Number:
HYB18H1G321AF-11
Manufacturer:
QIMONDA
Quantity:
20 000
Company:
Part Number:
HYB18H1G321AF-11
Quantity:
25
Part Number:
HYB18H1G321AF-14
Manufacturer:
NEC
Quantity:
6 000
Part Number:
HYB18H1G321AF-14
Manufacturer:
HYNIX
Quantity:
1 670
Part Number:
HYB18H1G321AF-14
Manufacturer:
HY
Quantity:
5 370
Part Number:
HYB18H1G321AF-14
Manufacturer:
HYNIX/海力士
Quantity:
20 000
1)
2)
5.3
1) The DC values define where the input slew rate requirements are imposed, and the input signal must not violate these levels in order to
2) Input slew rate = 3 V/ns. If the input slew rate is less than 3 V/ns, input timing may be compromised. All slew rates are measured between
3)
4) The MF pin must be hard-wired on board to either
Rev. 0.92, 2007-10
06122007-MW7D-3G3M
Parameter
Reference Voltage
Output Low Voltage
Input leakage current
CLK Input leakage current
Output leakage current
Parameter
Input logic high voltage, DC
Input logic low voltage, DC
Input logic high voltage, AC
Input logic low voltage, AC
Input logic high, DC, RESET pin
Input logic low, DC, RESET pin
Input Logic High, DC, MF pin
Input Logic Low,DC, MF pin
V
on
noise.
I
maintain a valid level.
V
V
undershoot:
IL
REF
IL
IH
and
(DC) and
V
overshoot:
REF
is expected to equal 70% of
I
OL
may not exceed ±2%
are measured with ODT disabled.
V
V
IH
IL
V
(min) = 0 V for a pulse width ≤ 500ps and the pulse width cannot be greater than 1/3 of the cycle rate.
(DC).
IH
(max) =
DC & AC Logic Input Levels
V
DDQ
V
+0.5V for a pulse width ≤ 500ps and the pulse width cannot be greater than 1/3 of the cycle rate.
REF
V
DDQ
(DC). Thus, from 70% of
for the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise
Symbol
V
V
V
V
V
V
V
V
V
IH
IL
IH
IL
IHR
ILR
IHMF
ILMF
DD
Symbol
V
V
I
I
I
(DC)
(AC)
(DC)
(AC)
IL
ILC
OL
(DC)
(DC)
REF
OL(DC)
or
(DC)
(DC)
V
SS
V
.
DDQ
29
,
V
Min.
V
V
0.65 × V
-0.3
V
–0.3
REF
REF
REF
DD
Min.
0.69*
–5.0
–5.0
–5.0
is allowed ± 19mV for DC error and an additional ± 27mV for AC
+ 0.15
+ 0.25
DC & AC Logic Input Levels (0 °C ≤ T
V
DDQ
DDQ
Limit Values
Typ.
Limit Values
Max.
V
V
V
0.35 ×
V
0
REF
REF
DDQ
DD
+ 0.3
-0.15
- 0.25
+ 0.3
V
HYB18H1G321AF–10/11/14
DDQ
Max.
0.71*
0.8
+5.0
+5.0
+5.0
V
DDQ
Internet Data Sheet
TABLE 13
1-Gbit GDDR3
Unit
V
V
V
V
V
V
V
V
Unit Note
V
V
μΑ
μΑ
μΑ
c
≤ 95 °C)
Note
1)
1)
2)3)
2)3)
4)
V
1)
2)
2)
IL

Related parts for HYB18H1G321AF