MC9S12E32CFU FREESCALE [Freescale Semiconductor, Inc], MC9S12E32CFU Datasheet - Page 67

• Manufacturer Part Number: MC9S12E32CFU
• Description: HCS12 Microcontrollers
• Manufacturer: FREESCALE [Freescale Semiconductor, Inc]

programmable to either falling edge-sensitive triggering or level-sensitive triggering based on the setting
of the IRQE bit in the IRQCR register. The IRQ is always enabled and configured to level-sensitive
triggering out of reset. It can be disabled by clearing IRQEN bit in the IRQCR register. There is an active
pull-up on this pin while in reset and immediately out of reset. The pullup can be turned off by clearing
PUPEE in the PUCR register.
1.4.15
PE0 is always an input and can always be read. The PE0 pin is also the XIRQ input for requesting a
nonmaskable asynchronous interrupt to the MCU. During reset, the X bit in the condition code register
(CCR) is set and any XIRQ interrupt is masked until MCU software enables it by clearing the X bit.
Because the XIRQ input is level sensitive triggered, it can be connected to a multiple-source wired-OR
network. There is an active pull-up on this pin while in reset and immediately out of reset. The pullup can
be turned off by clearing PUPEE in the PUCR register.
1.4.16
PK7 is a general purpose input or output pin. During MCU expanded modes of operation, when the EMK
bit in the MODE register is set to 1, this pin is used as the emulation chip select output (ECS). In expanded
modes the PK7 pin can be used to determine the reset state of the ROMON bit in the MISC register. At the
rising edge of RESET, the state of the PK7 pin is latched to the ROMON bit. There is an active pull-up on
this pin while in reset and immediately out of reset. The pullup can be turned off by clearing PUPKE in
the PUCR register. Refer to the HCS12 MEBI block description chapter for further details. PK7 is not
available in the 80 pin package version.
1.4.17
PK6 is a general purpose input or output pin. During MCU expanded modes of operation, when the EMK
bit in the MODE register is set to 1, this pin is used as an external chip select signal for most external
accesses that are not selected by ECS. There is an active pull-up on this pin while in reset and immediately
out of reset. The pullup can be turned off by clearing PUPKE in the PUCR register. Refer to the HCS12
MEBI block description chapter for further details. PK6 is not available in the 80 pin package version.
1.4.18
PK[5:0] are general purpose input or output pins. In MCU expanded modes of operation, when the EMK
bit in the MODE register is set to 1, PK[5:0] provide the expanded address XADDR[19:14] for the external
bus. There are active pull-ups on PK[5:0] pins while in reset and immediately out of reset. The pullup can
be turned off by clearing PUPKE in the PUCR register. Refer to the HCS12 MEBI block description
chapter for further details. PK[5:0] are not available in the 80 pin package version.
1.4.19
PAD[15:0] are the analog inputs for the analog to digital converter (ADC). They can also be configured as
general purpose digital input or output pin. When enabled as digital inputs or outputs, the PAD[15:0] can
Freescale Semiconductor
PE0 / XIRQ — Port E input Pin 0 / Non Maskable Interrupt Pin
PK7 / ECS / ROMCTL — Port K I/O Pin 7
PK6 / XCS — Port K I/O Pin 6
PK[5:0] / XADDR[19:14] — Port K I/O Pins [5:0]
PAD[15:0] / AN[15:0] / KWAD[15:0] — Port AD I/O Pins [15:0]
MC9S12E128 Data Sheet, Rev. 1.07
Chapter 1 MC9S12E128 Device Overview (MC9S12E128DGV1)
67