LPC1114FHN33/302 NXP Semiconductors, LPC1114FHN33/302 Datasheet - Page 9

• Manufacturer Part Number: LPC1114FHN33/302
• Description: ARM Microcontrollers - MCU 32b 32K Flash 42I/O
• Manufacturer: NXP Semiconductors

Specifications of LPC1114FHN33/302

• Rohs: yes
• Core: ARM Cortex M0
• Processor Series: LPC1114
• Data Bus Width: 32 bit
• Maximum Clock Frequency: 50 MHz
• Program Memory Size: 32 KB
• Data Ram Size: 8 KB
• Package / Case: HVQFN-33
• Mounting Style: SMD/SMT
• Interface Type: I2C, SPI, SSP, UART
• Maximum Operating Temperature: + 85 C
• Number Of Programmable I/os: 42
• Number Of Timers: 4
• Program Memory Type: Flash
• Factory Pack Quantity: 260
• Tradename: LPC1100L

NXP Semiconductors
6. Pinning information
LPC111X
Product data sheet
6.1 Pinning
Table 3.
Part
LPC1111FDH20/002
LPC1112FD20/102
LPC1112FDH20/102
LPC1112FHN24/202
LPC1112FDH28/102
LPC1114FDH28/102
LPC1114FN28/102
LPC1111FHN33/101
LPC1111FHN33/102
LPC1111FHN33/103
LPC1111FHN33/201
LPC1111FHN33/202
LPC1111FHN33/203
LPC1112FHN33/101
LPC1112FHN33/102
LPC1112FHN33/103
LPC1112FHN33/201
LPC1112FHN33/202
LPC1112FHN33/203
LPC1112FHI33/202
LPC1112FHI33/203
LPC1113FHN33/201
LPC1113FHN33/202
LPC1113FHN33/203
LPC1113FHN33/301
LPC1113FHN33/302
LPC1113FHN33/303
LPC1114FHN33/201
LPC1114FHN33/202
LPC1114FHN33/203
LPC1114FHN33/301
LPC1114FHN33/302
LPC1114FHN33/303
LPC1114FHN33/333
LPC1114FHI33/302
LPC1114FHI33/303
LPC1110FD20
Pin description overview
All information provided in this document is subject to legal disclaimers.
Rev. 8 — 20 February 2013
Pin description table
Table 4
Table 4
Table 4
Table 5
Table 6
Table 7
Table 7
Table 7
Table 9
Table 9
Table 11
Table 9
Table 9
Table 11
Table 9
Table 9
Table 11
Table 9
Table 9
Table 11
Table 9
Table 11
Table 9
Table 9
Table 11
Table 9
Table 9
Table 11
Table 9
Table 9
Table 11
Table 9
Table 9
Table 11
Table 11
Table 9
Table 11
LPC1110/11/12/13/14/15
32-bit ARM Cortex-M0 microcontroller
Pinning diagram
Figure 7
Figure 8
Figure 9
Figure 8
Figure 10
Figure 11
Figure 12
Figure 12
Figure 5
Figure 5
Figure 6
Figure 5
Figure 5
Figure 6
Figure 5
Figure 5
Figure 6
Figure 5
Figure 5
Figure 6
Figure 5
Figure 6
Figure 5
Figure 5
Figure 6
Figure 5
Figure 5
Figure 6
Figure 5
Figure 5
Figure 6
Figure 5
Figure 5
Figure 6
Figure 6
Figure 5
Figure 6
© NXP B.V. 2013. All rights reserved.
9 of 114