LPC1111FHN33/102'5 NXP Semiconductors, LPC1111FHN33/102'5 Datasheet - Page 490

no-image

LPC1111FHN33/102'5

Manufacturer Part Number
LPC1111FHN33/102'5
Description
ARM Microcontrollers - MCU CORTEX-M0 8 KB FL 4 KB SRAM
Manufacturer
NXP Semiconductors
Datasheet

Specifications of LPC1111FHN33/102'5

Rohs
yes
Core
ARM Cortex M0
Processor Series
LPC1111
Data Bus Width
32 bit
Maximum Clock Frequency
50 MHz
On-chip Adc
Yes
Operating Supply Voltage
1.8 V to 3.6 V
Operating Temperature Range
- 65 C to + 150 C
Mounting Style
SMD/SMT
Interface Type
I2C, SPI, UART
Number Of Programmable I/os
42
Number Of Timers
4
Program Memory Type
Flash
Factory Pack Quantity
4000

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LPC1111FHN33/102'5LPC1111FHN33/102
Manufacturer:
NXP
Quantity:
5 000
Company:
Part Number:
LPC1111FHN33/102'5LPC1111FHN33/102
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
LPC1111FHN33/102'5LPC1111FHN33/102
0
NXP Semiconductors
UM10398
User manual
28.5.7.1.1 Syntax
28.5.7.1.2 Operation
28.5.7.1.3 Restrictions
28.5.7.1.4 Condition flags
28.5.7.1.5 Examples
28.5.7.2.1 Syntax
28.5.7.2.2 Operation
28.5.7.1 BKPT
28.5.7.2 CPS
Table 438. Miscellaneous instructions
Breakpoint.
BKPT #imm
where:
The BKPT instruction causes the processor to enter Debug state. Debug tools can use
this to investigate system state when the instruction at a particular address is reached.
imm is ignored by the processor. If required, a debugger can use it to store additional
information about the breakpoint.
The processor might also produce a HardFault or go in to lockup if a debugger is not
attached when a BKPT instruction is executed. See
information.
There are no restrictions.
This instruction does not change the flags.
Change Processor State.
CPSID i
CPSIE i
CPS changes the PRIMASK special register values. CPSID causes interrupts to be
disabled by setting PRIMASK. CPSIE cause interrupts to be enabled by clearing
PRIMASK.See
Mnemonic
SVC
WFE
WFI
imm is an integer in the range 0-255.
BKPT #0
; Breakpoint with immediate value set to 0x0.
Chapter 28: LPC111x/LPC11Cxx Appendix: ARM Cortex-M0 reference
Section 28–28.4.1.3.6
All information provided in this document is subject to legal disclaimers.
Brief description
Supervisor Call
Wait For Event
Wait For Interrupt
Rev. 12 — 24 September 2012
for more information about these registers.
Section 28–28.4.4.1
UM10398
See
Section 28–28.5.7.
10
Section 28–28.5.7.
11
Section 28–28.5.7.
12
© NXP B.V. 2012. All rights reserved.
for more
490 of 538

Related parts for LPC1111FHN33/102'5