DS26524DK Maxim Integrated Products, DS26524DK Datasheet - Page 6

• Manufacturer Part Number: DS26524DK
• Description: KIT DESIGN FOR DS26524
• Manufacturer: Maxim Integrated Products

Specifications of DS26524DK

• Main Purpose: Telecom, Framer and Line Interface Units (LIUs)
• Utilized Ic / Part: DS26524
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Secondary Attributes: -
• Embedded: -
• Primary Attributes: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

DS26524 Quad T1/E1/J1 Transceiver
Figure 12-4. Motorola Bus Write Timing (BTS = 1) ................................................................................................. 252
Figure 12-5. Receive Framer Timing—Backplane (T1 Mode)................................................................................. 254
Figure 12-6. Receive-Side Timing, Elastic Store Enabled (T1 Mode)..................................................................... 255
Figure 12-7. Receive Framer Timing—Line Side .................................................................................................... 255
Figure 12-8. Transmit Formatter Timing—Backplane ............................................................................................. 257
Figure 12-9. Transmit Formatter Timing, Elastic Store Enabled ............................................................................. 258
Figure 12-10. BPCLK Timing................................................................................................................................... 258
Figure 12-11. Transmit Formatter Timing—Line Side ............................................................................................. 258
Figure 12-12. JTAG Interface Timing Diagram........................................................................................................ 259
Figure 13-1. JTAG Functional Block Diagram ......................................................................................................... 261
Figure 13-2. TAP Controller State Diagram............................................................................................................. 264
Figure 14-1. Pin Configuration—256-Ball TE-CSBGA ............................................................................................ 271
6 of 273