OM11027 NXP Semiconductors, OM11027 Datasheet - Page 62

BOARD EVAL LPC2939

OM11027

Manufacturer Part Number
OM11027
Description
BOARD EVAL LPC2939
Manufacturer
NXP Semiconductors
Type
MCUr
Datasheet

Specifications of OM11027

Contents
Board
For Use With/related Products
LPC2939
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
568-4787
NXP Semiconductors
LPC2939_3
Product data sheet
6.17.1 Functional description
6.17.2 Clock description
The Vectored Interrupt Controller routes incoming interrupt requests to the ARM
processor. The interrupt target is configured for each interrupt request input of the VIC.
The targets are defined as follows:
Interrupt-request masking is performed individually per interrupt target by comparing the
priority level assigned to a specific interrupt request with a target-specific priority
threshold. The priority levels are defined as follows:
Software interrupt support is provided and can be supplied for:
The VIC is clocked by CLK_SYS_VIC, see
Target 0 is ARM processor FIQ (fast interrupt service)
Target 1 is ARM processor IRQ (standard interrupt service)
Priority level 0 corresponds to ‘masked’ (i.e. interrupt requests with priority 0 never
lead to an interrupt)
Priority 1 corresponds to the lowest priority
Priority 15 corresponds to the highest priority
Testing RTOS (Real-Time Operating System) interrupt handling without using
device-specific interrupt service routines
Software emulation of an interrupt-requesting device, including interrupts
All information provided in this document is subject to legal disclaimers.
Rev. 03 — 7 April 2010
ARM9 microcontroller with CAN, LIN, and USB
Section
6.7.2.
LPC2939
© NXP B.V. 2010. All rights reserved.
62 of 99

Related parts for OM11027