Z8F083A0128ZCOG Zilog, Z8F083A0128ZCOG Datasheet - Page 71

KIT DEVELOPMENT F083A

Z8F083A0128ZCOG

Manufacturer Part Number
Z8F083A0128ZCOG
Description
KIT DEVELOPMENT F083A
Manufacturer
Zilog
Series
Z8 Encore! XP®r
Type
MCUr
Datasheets

Specifications of Z8F083A0128ZCOG

Contents
Hardware, Software and Documentation
For Use With/related Products
Z8F083A
For Use With
269-4661 - KIT ACC ETHERNET SMART CABLE
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
269-4672

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
Z8F083A0128ZCOG
Manufacturer:
Zilog
Quantity:
1
Table 34. Interrupt Request 2 Register (IRQ2)
BITS
FIELD
RESET
R/W
ADDR
PS026308-1207
Interrupt Request 2 Register
IRQ0 Enable High and Low Bit Registers
R/W
7
0
PA7I—Port A7
0 = No interrupt request is pending for GPIO Port A.
1 = An interrupt request from GPIO Port A.
PA6CI—Port A6 or comparator interrupt request
0 = No interrupt request is pending for GPIO Port A or comparator.
1 = An interrupt request from GPIO Port A or comparator.
PAxI—Port A Pin x interrupt request
0 = No interrupt request is pending for GPIO Port A pin x.
1 = An interrupt request from GPIO Port A pin x is awaiting service.
where x indicates the specific GPIO port pin number (0–5).
The interrupt request 2 (IRQ2) register stores interrupt requests for both vectored and
polled interrupts. See
corresponding bit in the IRQ2 register becomes 1. If interrupts are globally enabled
(vectored interrupts), the interrupt controller passes an interrupt request to the eZ8 CPU. If
interrupts are globally disabled (polled interrupts), the eZ8 CPU reads the interrupt request
2 register to determine if any interrupt requests are pending.
Reserved—Must be 0.
PCxI—Port C pin x interrupt request
0 = No interrupt request is pending for GPIO Port C pin x.
1 = An interrupt request from GPIO Port C pin x is awaiting service.
where x indicates the specific GPIO Port C pin number (0–3).
Table 35
low bit registers
on page 60 describes the priority control for IRQ0. The IRQ0 enable high and
R/W
6
0
Reserved
(Table 36
Table
R/W
5
0
and
34. When a request is sent to the interrupt controller, the
Table 37
R/W
4
0
FC6H
on page 60) form a priority encoded enabling for
PC3I
R/W
3
0
PC2I
R/W
Z8 Encore!
2
0
Product Specification
PC1I
R/W
1
0
®
Interrupt Controller
F083A Series
PC0I
R/W
0
0
59

Related parts for Z8F083A0128ZCOG