MCIMX355AJQ5C Freescale Semiconductor, MCIMX355AJQ5C Datasheet - Page 77

• Manufacturer Part Number: MCIMX355AJQ5C
• Description: MULTIMEDIA PROCESSOR 400-MAPBGA
• Manufacturer: Freescale Semiconductor
• Series: i.MX35r

Specifications of MCIMX355AJQ5C

• Core Processor: ARM11
• Core Size: 32-Bit
• Speed: 532MHz
• Connectivity: 1-Wire, CAN, EBI/EMI, Ethernet, I²C, MMC, SPI, SSI, UART/USART, USB OTG
• Peripherals: DMA, I²S, LCD, POR, PWM, WDT
• Number Of I /o: 96
• Program Memory Type: ROMless
• Ram Size: 128K x 8
• Voltage - Supply (vcc/vdd): 1.33 V ~ 1.47 V
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 400-MAPBGA
• Processor Series: i.MX355
• Core: ARM1136JF-S
• Data Bus Width: 32 bit
• Data Ram Size: 128 KB
• Interface Type: I2C, I2S, SPI, SSI, UART
• Maximum Clock Frequency: 133 MHz
• Number Of Timers: 3
• Operating Supply Voltage: 1.22 V to 1.47 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2
• Development Tools By Supplier: IMX35PDK
• Minimum Operating Temperature: - 40 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -
• Data Converters: -
• Lead Free Status / Rohs Status: Details

4.9.13.3.7
The timing characteristics of the TV encoder interface are identical to the synchronous display
characteristics. See
Characteristics.”
4.9.13.4
This section discusses the asynchronous parallel and serial interfaces.
4.9.13.4.8
The IPU supports the following asynchronous parallel interfaces:
For each of four system interfaces, there are three burst modes:
Both system 80 and system 68k interfaces are supported for all described modes as depicted in
Figure
DISPB_Dn_WR and DISPB_Dn_RD signals.
Freescale Semiconductor
•
•
1. Burst mode without a separate clock—The burst length is defined by the corresponding parameters
2. Burst mode with the separate clock DISPB_BCLK—In this mode, data is sampled with the
3. Single access mode—In this mode, slave AHB and DMA burst are broken to single accesses. The
55,
System 80 interface
— Type 1 (sampling with the chip select signal) with and without byte enable signals.
— Type 2 (sampling with the read and write signals) with and without byte enable signals.
System 68k interface
— Type 1 (sampling with the chip select signal) with or without byte enable signals.
— Type 2 (sampling with the read and write signals) with or without byte enable signals.
of the IDMAC (when data is transferred from the system memory) or by the HBURST signal
(when the MCU directly accesses the display via the slave AHB bus). For system 80 and system
68k type 1 interfaces, data is sampled by the CS signal and other control signals change only when
transfer direction is changed during the burst. For type 2 interfaces, data is sampled by the WR/RD
signals (system 80) or by the ENABLE signal (system 68k), and the CS signal stays active during
the whole burst.
DISPB_BCLK clock. The CS signal stays active during whole burst transfer. Other controls are
changed simultaneously with data when the bus state (read, write or wait) is altered. The CS
signals and other controls move to non-active state after burst has been completed.
data is sampled with CS or other controls according to the interface type as described above. All
controls (including CS) become non-active for one display interface clock after each access. This
mode corresponds to the ATI single access mode.
Figure
Asynchronous Interfaces
Interface to a TV Encoder, Electrical Characteristics
Parallel Interfaces, Functional Description
56, and
Section 4.9.13.1.5, “Interface to Active Matrix TFT LCD Panels, Electrical
i.MX35 Applications Processors for Automotive Products, Rev. 9
Figure
57. These timing images correspond to active-low DISPB_Dn_CS,
Figure
54,
77